Performance enhancement of excimer laser crystallized poly-Si thin film transistors with fluorine implantation technology

Chun-Hao Tu a, Ting-Chang Chang b,*, Po-Tsun Liu c, Che-Yu Yang a, Li-Wei Feng a, Yung-Chun Wu d, Simon M. Sze a, Chun-Yen Chang a

a Institute of Electronics, National Chiao Tung University, Hsin-Chu, Taiwan, ROC
b Department of Physics and Institute of Electro-Optical Engineering, Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, Taiwan, ROC
c Department of Photonics and Display Institute, National Chiao Tung University, Hsin-Chu, Taiwan, ROC
d Department of Engineering and System Science, National Tsing-Hua University, Hsinchu, Taiwan, ROC

Received 1 August 2006; received in revised form 18 July 2007; accepted 8 August 2007

Abstract

Polycrystalline silicon thin film transistors (poly-Si TFTs) with the ion implantation of fluorine elements were investigated in this study. The electrical performance and reliability were reported comprehensively. Experimental work has shown the electrical characteristics of excimer laser crystallized F-ions-implanted poly-Si TFTs are improved effectively, especially for field effect mobility. It is also found that the fluorine piled up at the poly-Si interface during thermal annealing, for the TFT fabricated without a prior deposition of pad oxide. The stronger Si–F bonds replace the Si–Si/Si–H, leading to the superior electrical reliability. However, the dose of F ions is critical in poly-Si, or the electrical characteristics of TFT devices will be degraded.

© 2007 Published by Elsevier B.V.

Keywords: Poly-Si TFTs; Fluorine; Excimer laser crystallization

1. Introduction

In recent years the poly-Si TFTs were widely used in many applications, especially for active matrix liquid crystal displays (AMLCDs) [1,2]. The major advantage of the poly-Si TFTs for AMLCDs is in the significantly increased carrier mobility, as well as the ability to integrate the pixel switching elements, panel array, and peripheral driving circuit on the same substrates [3–5]. Low-temperature technology is required to realize commercial flat-panel displays on inexpensive glass substrate when manufacturing high performance poly-Si TFTs, since the maximum process temperature is restricted less than 600 °C. However, poly-Si TFTs suffer from undesirable leakage current from grain boundaries of polycrystalline silicon. Therefore, the methods, such as enlarging the grain size or passivating the defects, have been proposed to resolve the detrimental effects [6–8]. Experimental results indicate that excimer laser annealing crystallizes amorphous silicon (a-Si) film to fabricate low temperature poly-Si TFTs with few in-grain defects [6,7]. For the excimer laser crystallization (ELC) process, the difference of thermal expansion coefficient between the molten poly-Si film and buffer oxide causes serious mechanical stress [8]. The mechanical stress is well known to cause numerous interface states and degrade the electrical properties of metal–oxide–semiconductors devices [9,10]. Moreover, the trap states present between the interface of poly-Si and buffer oxide were reported to degrade the electrical properties, such as on current (I_{ON}), subthreshold swings (S.S), and off current (I_{OFF}). It is believed that the reduction of trap states between poly-Si and buffer oxide improves the performance of poly-Si TFTs [8]. Based on this issue, trap state density elimination technology is also adopted to enhance the electrical properties. Hydrogen plasma treatment is a widely used method for passivating the trap states to avoid current leakage [11]. However, it is difficult to precisely control the
concentration of hydrogen in the TFTs by the plasma treatment. F-ion implantation has recently been applied to improve the electrical characteristics of poly-Si films by eliminating defects at the grain boundaries [12,13]. The objective of F-ion implantation is to passivate undesirable strain bonds at the interface between poly-Si and SiO₂ and on the poly-Si surface. It has been found that the piling up of F at the interface between the poly-Si and the oxide can effectively reduce the strain bonds. However, the prior art required an extra oxide layer deposition and additional thermal annealing process. The extra process steps increase the difficulty for fabricating poly-Si TFTs. It is clearly indicated that the surface-oxidized a-Si also cause the F segregated to the poly-Si interface during thermal crystallization in our reported research [14,15]. Since the segregation of fluorine at the poly-Si and buffer oxide interface eliminates the mechanical stress, the release of mechanical strain and the trap state passivation can be performed using the ease F-ion implantation. Additionally, strong Si–F bonds replace the weaker Si–H and Si–Si bonds, enhancing the electrical DC stress reliability, compared to standard poly-Si TFTs.

2. Devices structure and fabrication

The 50-nm-thick undoped a-Si layer was deposited on oxide-coated silicon wafer by LPCVD system. Then, the F ions were implanted to the a-Si layer without any prior deposition of pad oxide. The ions implantation conditions were set at ion accelerating energy is 11 keV and the doping dosages are 5×10¹³ cm⁻², and 5×10¹⁵ cm⁻², respectively. The crystallization for the F-ions-implanted a-Si film and standard a-Si was realized by excimer laser annealing system. The standard poly-Si TFTs using excimer laser annealing was fabricated to serve as control samples. The re-crystallization was realized by a KrF excimer laser system at room temperature in vacuum (∼0.13 Pa) with laser energy of 300 mJ/cm². After patterning and etching the active region, the 50-nm-thick SiO₂ (tetraethylorthosilicate) and the 200-nm-thick poly-Si gate were both deposited by LPCVD system. The ³¹P⁺ ions served as the source/drain ion implantation after patterning and etching the poly-gate. The ion accelerating energy is at 17 keV and the dosage is 5×10¹⁵ cm⁻². The activation was realized by the deposition of the tetraethylorthosilicate passivation layer using LPCVD system at 700 °C for 3 h. The contact holes regions were patterned and then etched by buffer oxide etching solution. The aluminum layers was deposited as the metal layers, and then patterned to form metal pads. Finally, the devices are sintered in the thermal furnace at 350 °C for 30 min. The device cross-section was shown in the insert of Fig. 1. In this study, all devices investigated have channel length/width of 10 μm /10 μm.

3. Results and discussion

This study examines the electrical characteristics of F-ions-implanted poly-Si TFTs. Fig. 1 illustrates the transfer characteristics of poly-Si TFTs for F ion implantation dosage of 5×10¹³ cm⁻², compared to the typically fabricated poly-Si TFTs (marked as Standard). Insert is the schematic cross-section of the F-ions-implanted poly-Si TFT structure.

Table 1

<table>
<thead>
<tr>
<th></th>
<th>STD</th>
<th>F 5×10¹³ cm⁻²</th>
</tr>
</thead>
<tbody>
<tr>
<td>μₑₑ (cm²/V s)</td>
<td>56.7</td>
<td>103.9</td>
</tr>
<tr>
<td>Vₜₜ (V)</td>
<td>3.07</td>
<td>1.19</td>
</tr>
<tr>
<td>s.s (V/dec)</td>
<td>0.61</td>
<td>0.30</td>
</tr>
<tr>
<td>Nₜ (10¹² cm⁻²)</td>
<td>5.18</td>
<td>3.07</td>
</tr>
</tbody>
</table>

Fig. 1. The transfer characteristics of the poly-Si TFTs with F ions implantation dosage of 5×10¹³ cm⁻², compared to the typically fabricated poly-Si TFTs (marked as Standard). (Insert is the schematic cross-section of the F-ions-implanted poly-Si TFT structure.)

Fig. 2. The activation energy (Eₐ) of the poly-Si TFTs with and without F ions implantation, as a function of gate voltage. (Drain voltage V₉ applied at 5 V). The insert shows the distribution of trap state density in the poly-Si bandgap.
drain current ($I_{DS}$) ($I_{DS} = 10 \text{nA} \times W/L$). The electrical characteristics are improved by F ion implantation at a dose of $5 \times 10^{13} \text{cm}^{-2}$, particularly for the $\mu_{FE}$ and $V_{TH}$. The $\mu_{FE}$ value for F-ions-implanted poly-Si TFTs was twice the magnitude of the standard one ($56.7 \text{cm}^2/\text{V} \cdot \text{s}$ to $103.9 \text{cm}^2/\text{V} \cdot \text{s}$). The decrease of $V_{TH}$ increased its potential for poly-Si TFTs application, and significantly improved the on-state performance of the F-ions-incorporated poly-Si TFTs. Moreover, the off-state current is also decreased. The improvement of electrical characteristics could be attributed to the reduction of trap states in the poly-Si TFTs. In order to confirm the effect of trap state, activation energy analysis was also executed in this study. From the equation $I_D/I_0 = e^{E_A/KT}$, using the linear fitting of the $\ln(I_D)$ versus the $1/KT$ plot, in which $K$ is the Boltzmann constant and $T$ is the temperature. Then the activation energy can be extracted [16]. Fig. 2 shows the activation energy ($E_A$) of drain current as a function of the gate voltage measured at $V_D = 5 \text{V}$ for the standard and the F-ion-implanted poly-Si TFTs. The $E_A$ was determined by measuring the $I_D-V_G$ characteristic in the temperature range from 20 °C to 150 °C. The activation energy $E_A$ denotes the carrier transportability, which is related to the barrier height in the poly-Si channel [17]. For the F-ion-implanted poly-Si TFTs, the value of $E_A$ extracted from on-state current is reduced, while $E_A$ extracted from the off-state current is increased, indicating that F-ion implantation effectively reduces the trap state density. Furthermore, the calculated tail states and deep states in the band gap [18] are clearly reduced through the way of F ions passivation, as shown in the insert of Fig. 2. The superior values of s.s., $V_{TH}$ and $\mu_{FE}$ for the F-ions-implanted poly-Si TFTs confirm the decrease of trap state density at the interface between poly-Si and oxide. This result is consistent with the above electrical characteristics. The deep trap states can be effectively reduced by using F ions implantation, leading to reduced $V_{TH}$ in n-ch poly-Si TFTs [12]. The fluorine effectively piled up at the interface of poly-Si for active region without the need of pad oxide deposition, as revealed in secondary ion mass spectrometry (SIMS) analysis in Fig. 3. The native oxide of Si film provides F driving force to segregate at the surface during thermal annealing. Therefore, no additional thermal annealing step and manufacture processes were needed to accumulate the F ions. The stronger Si–F bonds are easily formed due to the high eletronegativity of F atoms. The accumulated F ions at the surface of poly-Si lower the trap states to achieve good performance of poly-Si TFTs. In addition, the high concentration of F ions between poly-Si and buffer oxide is reduced due to the high eletronegativity of F atoms.
also found. Hence, the improvement of ELC poly-Si TFTs may be due to the release of mechanical stress at the poly-Si/buffer oxide interface and the passivation effect of fluorine at poly-Si surface.

To examine the device reliability, the poly-Si TFTs were bias-stressed at $V_D = 20\text{ V}$ and $V_G = 20\text{ V}$ for varied time durations of 100 s, 200 s, 600 s and 1000 s. Smaller threshold voltage variation was obtained in F-ion-implanted poly-Si TFTs compared to standard poly-Si TFTs, as demonstrated in Fig. 4. Figs. 5 and 6 illustrate the $\Delta I_{ON}$ and $\Delta S.S$, respectively, after DC bias stress. Impact ionization multiplication generated from hot carrier effect, near the drain side, degraded the $V_{TH}$, $I_{ON}$ and S.S, reportedly due to the generation of gate oxide/poly-Si interface states and/or the Si–Si and/or Si–H weak bonds in the poly-Si channel [19,20]. The F terminated the Si dangling bonds and formed the stronger Si–F bonding endurant to hot carrier degradation, leading to enhanced electrical reliability. The strong Si–F bonds resulting from incorporating F into poly-Si TFTs prevent the bonds from breaking. Hence, F-ions-implanted poly-Si TFTs suffered less degradation of $V_{TH}$, $I_{ON}$ and S.S than that of conventional poly-Si TFTs.

The electrical characteristics of poly-Si TFTs with various ion implantation dosages were also considered in this investigation. The electrical characteristics were degraded as the implantation dosage increased ($5 \times 10^{15}\text{ cm}^{-2}$). Fig. 7 illustrates the electrical characteristics and the key parameters. The values of $\mu_{FE}$, $V_{TH}$ and S.S for higher F-ions-implanted poly-Si TFTs were degraded as compared to the standard poly-Si TFTs. The trap state density increased as the implantation dosage increased. The segregated fluorine ions in the poly-Si channel will not passivate the trap states, but generate additional defects to degrade the electrical properties. In addition, the fluorine ions are prone to accumulate and form more fluorine clusters during the sequent fabrication process, even worsening the electrical characteristics [21,22]. Moreover, the fluorine elements were found to be highly volatile in high temperature in the process flow, possibly degrading the electrical characteristics [23].

In general, one of possible causes for the improved electrical characteristics of the poly-Si TFTs might be attributed to grain size enhancement. Fig. 8 illustrates the scanning electron microscope (SEM) analysis, demonstrating an obvious difference in grain size between the standard and the F-ion-implanted poly-Si. Hence, in this work it is confirmed that the improvement in the electrical characteristics of F-ions-implanted poly-Si TFTs are originated from the grain size enhancement and F ions passivation. These study results have demonstrated that the

Fig. 7. The transfer characteristics for F-implanted poly-Si TFTs with various ion implantation dosages, compared to the standard poly-Si TFT (Drain voltage $V_D$ applied at 0.1 V).

Fig. 8. The scanning electron microscope (SEM) image of the standard and the F-implanted poly-Si films.
degradation of poly-Si TFTs could have originated from the inclusion of F, dependent on the dosage of implanted fluorine.

4. Conclusion

The excimer laser crystallized poly-Si TFTs with F-ions-implantation treatment were fabricated and investigated in this study. Significant improvements in electrical performance and reliability have been obtained with fluorine dose of $5 \times 10^{13} \text{ cm}^{-2}$. The field effect mobility is increased from 56.7 cm$^2$/V s to 103.9 cm$^2$/V s and the threshold voltage is decreased from 3.07 V to 1.09 V. However, the performance will be degraded as the F ions dosage increased in poly-Si film. In our proposed method, the fluorine spontaneously segregates at the poly-Si interface without the procedure of an extra oxide layer deposition, reducing the process step as compared to the conventional fabrication of the F-ion implanted poly-Si TFT. In addition, the proposed technology is compatible with the conventional poly-Si TFTs manufacture process.

Acknowledgment

This work was performed at National Nano Device Laboratory and was supported by the National Science Council of the Republic of China under Contract Nos. NSC 95-2221-E-009-283, NSC 95-2221-E-009-270, NSC 95-2120-M-110-003, and NSC 95-2221-E-009-254-MY2. Also, this work was partially supported by MOEA Technology Development for Academia Project# 94-EC-17-A-07-S1-046.

References