行政院國家科學委員會專題研究計畫 期中進度報告

子計畫六：用於奈米晶片系統設計之功率意識高階合成研究

計畫類別：整合型計畫
計畫編號：NSC92-2220-E-009-033-
執行期間：92年11月01日至93年07月31日
執行單位：國立交通大學電機與控制工程學系

計畫主持人：董蘭榮

計畫參與人員：楊學之、顏介皇、張騰轟、連樹德、簡芳彥、葉松樹、楊明峰、陳育聖、葉丁豪

報告類型：完整報告

處理方式：本計畫涉及專利或其他智慧財產權，○年後可公開查詢

中華民國○○年○月○日
（一）計畫中文摘要

在CMOS電路尺寸逼近極限時，電路的功率消耗與效能品質的平衡考量就顯得非常重要。特別是隨著奈米技術的大幅進展，能意識到耗能條件的設計方法成為很重要的關鍵。所謂功率意識設計除了考慮平均的功率消耗外同時也包含了瞬間的功率消耗狀態，例如峰值功率、功率梯度等。目前考慮瞬間功率消耗的設計方法僅限於電晶體或是邏輯閘階層的設計。然而，如果在系統設計階段就功率意識找出解答，積體電路的設計將可明顯地提升低階技術的功率意識最佳化程度。本計畫的目的就在於探索可用於功率意識系統的高階合成方法來管理並減少暫態功率。

關鍵詞: 功率意識; 高階合成; 系統晶片; 電腦輔助設計

（二）計畫英文摘要

As we get closer to the limits of scaling in CMOS circuits, it is imperative to consider power/performance trade-offs and to develop appropriate power aware methodologies and techniques for embedded systems. The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit's power dissipation (e.g., peak power, and power gradient or differential) in addition to its average power consumption. State-of-the-art transient power analysis and reduction approaches are mainly at the transistor- and gate-levels. However, we believe architectural solutions to transient power problems may complement and significantly extend the scope of lower-level techniques, as was the case with average power minimization. This project intends to exploit high-level synthesis approach to transient power management and reduction in that a power-aware high-level synthesis can impact the cycle-by-cycle peak power and peak power differential for the synthesized implementation.

Keywords: Power-aware system; High-level synthesis; SOC; CAD
目錄

中英文摘要  .................................................................  I

目錄  ................................................................. II

報告內容  .............................................................. 1

一、 前言  .............................................................. 1

二、 研究目的 ......................................................... 2

三、 文獻探討 ........................................................ 2

四、 研究方法 ......................................................... 3

五、 結果與討論 ....................................................... 4

  A Vario-Power Motion Estimation Architecture Using Content-based
  Subsample Algorithm  .................................................. 5
  A Power-Aware ME Architecture Using Subsample Algorithm .... 11
  On Multiple-Voltage High-Level Synthesis Using Algorithmic
  Transformations  ....................................................... 15

參考文獻  .............................................................. 36

計畫成果自評  ........................................................ 39
報告內容

一、 前言
With increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and performance is highly required. As we get closer to the limits of scaling in CMOS circuits, it is imperative to consider power/performance trade-offs and to develop appropriate power aware methodologies and techniques for embedded systems. The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit's power dissipation (e.g., peak power, and power gradient or differential) in addition to its average power consumption. State-of-the-art transient power analysis and reduction approaches are mainly at the transistor- and gate-levels. However, we believe architectural solutions to transient power problems may complement and significantly extend the scope of lower-level techniques, as was the case with average power minimization.

When circuit technology scales through shrinking the transistor feature size by a factor of $x$, the capacitance is reduced by $x$ and the supply voltage by $x^2$. Therefore, power decreases by a factor of $x^3$, provided the frequency remains the same. Unfortunately, with each generational scaling of the feature size, more complex, aggressive designs are used. These designs employ higher clock frequency, larger chip area and higher total number of transistors due to the use of more aggressive speculative execution. The result is a significant increase in power dissipation. On the other hand, aggressive, complex designs increase the opportunities available for power management: there are more individual units which can be placed on standby when not needed by the application.

Another worrying trend is the increase in power density. Considering the Intel family of microprocessors, for instance, the power density is expressed in terms of watts/cm$^2$: the current generation is getting close to the power density of a nuclear reactor. This results in more expensive cooling mechanisms and reduced reliability. The increase in total power dissipation as well as power density means that traditional power management policies centered only at the device and VLSI levels are no longer sufficient. As a result, power has propagated as an important design constraint to the higher levels. Therefore, this project intends to exploit high-level synthesis approach to transient power management and reduction in that a power-aware high-level synthesis can impact the cycle-by-cycle peak power and peak power
differential for the synthesized implementation.

二、研究目的
As mentioned above, with increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and performance is highly required. This project will first investigate and characterize power consumption of battery components and then come up with high level synthesis approaches to balance the power dissipation and performance and thus save the power consumption while maintaining required system performance. Given the transient power constraints, the proposed project has four goals: to have the longest battery lifetime while achieving the performance goals, to deliver task schedule and resource allocation automatically, and to synthesize the SOC architectures at system level.

三、文献探討
Currently, power-aware systems research at the architectural level for power saving is concentrated on the following issues: instruction set architecture (ISA) selection, instruction caches (I-cache) and the system bus, voltage and frequency scaling, battery-consciousness, and task movement.

1. Instruction Set Architecture (ISA) Level: This is an active research area in the context of general-purpose architectures; various researchers have commented on the need to take power and energy into account in ISA design. However, not much effort has been devoted to power-aware ISA design. Paper [1] employs a fine-grained off-line scheduling approach which saves power by combining multiple instructions into on complex but lower power instruction or by using low-power versions of instructions while considering task deadlines. The proposed scheme assumes that the ISA is sufficiently flexible; however, in practice there is not much scope for the existence of complex instructions which are functionally equivalent to a group of simpler instructions in the ISA design.

2. I-cache and Buses: The control path, which governs the fetch, issue and retiring of instructions, is quite simple in typical embedded processors and occupies a relatively small portion of the chip area. The caches take up most of the chip area [2] and are responsible for a considerable percentage of the energy dissipation even though memory is more energy efficient than control logic. Paper [3] compresses the instructions in memory. This saves instruction fetch energy by using fewer bits on a fetch. An alternative strategy by paper [4] also concentrates on saving instruction energy. The authors employ a loop cache and keep the tight loop in a small loop cache instead of accessing a larger block.
This paper shows the usefulness of augmenting an ISA in a power-aware fashion.

3. **Voltage and Frequency Scaling**: In general, complex systems are typically over-designed, provisioning resources for the worst-case execution time. Since tasks rarely execute up to their worst case, there is significant scope for power and energy savings using dynamic voltage and frequency scaling. Papers [5]-[8] are in this category.

4. **Battery Consciousness**: The most important issues to be considered for battery-driven systems are the total battery capacity and the battery discharge profile. The latter is important in devising battery-aware schemes that are guided by the discharge profile. Paper [9] considers distributed real-time systems and develop battery model, which is used in two scheduling schemes: first they optimize the battery discharge power profile, and then they use voltage scaling for distributed real-time systems. The overall objective is to extend the battery lifespan while meeting task deadlines and precedence requirements. The authors claim that mitigating battery capacity loss requires reducing the discharge current level and shaping its distribution.

5. **Task Movement**: Task movement is important in real-time systems for fault-tolerance or load balancing purposes. However, power efficient task movement heuristics have not been extensively investigated. One exception is the work of paper [10]. The paper is based on the observation that a set of processors can operate at a lower power level than a single one with the same performance if there is enough parallelism.

四、 研究方法

We consider the project as three parts: transient power management thru high-level synthesis, system-level power-aware design automation, and high-level synthesis for adaptive power-quality tradeoff in energy-aware multimedia embedded systems. The yearly schedule is shown as follows:

**1st Year:**
1. Study on power characteristics of battery-based system.
2. Develop static scheduling algorithm under transient power constraints.
3. Demonstrate the proposed scheduling technique using state-of-the-art commercial design flow.

**2nd Year:**
1. Study on power aware Instruction Set Architecture (ISA).
2. Develop automated ISA selection for power aware systems.
3. Develop power-aware bus encoding techniques.
4. Develop the power-aware scheduling algorithm for dynamic voltage and frequency scaling.

3rd Year:
1. Study on battery-conscious multimedia systems.
2. Develop the adaptive power-quality tradeoff algorithm.
3. Develop the high-level synthesis for adaptive power management.

By the end of this project, we would expect as follows:
1. Publications: There will be at least two papers published in major international conferences each year. We will publish at least two academic journal papers in support of this three-year project. Also, there will be at least two Ph.D. dissertations and six master theses funded by the project.
2. CAD environment: We are going to build up a high-level synthesis tool driven by techniques from this project and embedded the tool into state-of-the-art commercial design flow.
3. Training: There will be two Ph.D. students and six master students earned their degrees within the execution period of this project.

五、結果與討論

The project has resulted in two journal papers and a conference paper:


The following pages are the articles. The first two articles are published and the last one is on revision phase.
A Vario-Power ME Architecture Using Content-Based Subsample Algorithm

Hsien-Wen Cheng and Lan-Rong Dung, Member, IEEE

Abstract — The Motion estimator is a key element in many video compression systems and it tends to dominate the power consumption in them. With increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and compression quality is essential. To meet this requirement, this paper presents a novel power-aware architecture, called the Vario-Power Architecture, for the motion estimation. Based on a semi-systolic array with the content-based subsample algorithm, the architecture real-time disables some processing elements to reduce power consumption. By performing the edge extraction first, a threshold is then set as the criterion of whether to enable or disable processing elements and thus the switch activities of the system can be reduced. As the simulation shows, the architecture may operate at different power consumption modes according to the remaining capacity of the battery pack giving little quality degradation and the power overhead under 0.36%.

Index Terms — motion estimation, VLSI architecture, video compression, power-aware architecture, subsample.

1 INTRODUCTION

The technique of motion estimation has been widely used in the video compression system for years. As the demand of portable, power-aware multimedia devices increases, an architecture that can be flexible in both power consumption and compression quality is essential. This paper presents a power-aware architecture, called the Vario-Power Architecture, which provides real-time switching of power consumption mode for conserving battery life while it maintains the compression quality in high level. The proposed architecture is driven by the content-based subsample algorithm which maintain acceptable quality degradation when the system works at different power consumption modes; that is, the proposed architecture can perform trade-offs between power consumption and compression quality as the battery status changes. Because the control mechanism and data sequences at different power consumption modes are the same, the vario-power architecture can perform the switching of power consumption mode very smoothly. The block diagram shown in Fig.1 illustrates a typical application of the vario-power architecture for motion estimation in a video compression system. The host processor monitors the remaining capacity of the battery pack and switches the operation mode of the vario-power element to maintain the performance of the compression system better.

Lots of published papers presented efficient algorithms for the VLSI implementation of motion estimator either on high performance or low power design. Yet, most proposed algorithms cannot adapt their system to different power consumption modes. Among these proposed algorithms, the Full-Search Block-matching (FSBM) algorithm with Sum of Absolute Difference (SAD) criteria is the most popular approach for motion estimation because of its considerably good quality. There are many types of architecture which have been proposed for the implementation of FSBM algorithms. However, a huge number of comparison/difference operations result in high computational load and significant power consumption. To reduce the computational complexity of FSBM, researchers have proposed various fast algorithms by reducing the searching steps [6] [7] [8] [9] [10]. Unfortunately, these fast algorithms suffer from irregular block-matching scheme and much worse quality than FSBM, and they are not suitable for the implementation of vario-power architecture. Papers in [11] and [12] may reduce the computational load without degrading the compression quality; nevertheless, they both require additional operations for each search step and cannot adapt themselves to different power consumption modes. The Novel Early-Jump-Out (NEJO) technique in [13] addressed the low-power architecture with some quality degradation. However, the EJO also requires extra operations for each search step and is not feasible enough for vario-power architecture.

Fig. 1. A typical application of the vario-power ME architecture in a video compression system.

---

1 This work was supported in part by Taiwan MOE Program for Promoting Academic Excellent of Universities under the grant number 91-E-FA06-4-4 and the National Science Council, R.O.C., under the grant number NSC 92-2220-E-009-003.

The authors are with the Department of Electrical and Control Engineering, National Chiao Tung University, 1001 Ta Hsueh Road, Hsinchu 300, Taiwan, R.O.C. (email: jswcheng.ece89g@nctu.edu.tw; lennon@cn.nctu.edu.tw).

2 The idea is motivated from the SpeedStep technology of Intel [1].
The general subsample algorithm shown in (3) uses the matching criterion which is called subsample sum of absolute difference (SSAD). In (3), the $SM_{8:m}$ which is generated from (4) is the subsample mask for the subsample rate $8\text{-to}-m$.

$$SSAD_{8:m}(u,v) = \sum_{i=0}^{2p-1} \sum_{j=0}^{2p-1} SM_{8:m}(i,j) \cdot \{ S(i+u,j+v) - R(i,j) \}$$

for $-p \leq u,v \leq p-1$, 

$$SM_{8:m}(i,j) = BM_{8:m}(i \mod 4,j \mod 4)$$

$$BM_{8:m} = \begin{bmatrix}
    u(m-2) & u(m-5) & u(m-2) & u(m-6) \\
    u(m-3) & u(m-7) & u(m-4) & u(m-8) \\
    u(m-2) & u(m-5) & u(m-2) & u(m-6) \\
    u(m-3) & u(m-7) & u(m-4) & u(m-8)
\end{bmatrix}$$

where $u(n)$ is a step function; that is, $u(n)=\begin{cases} 1, & \text{for } n \geq 0 \\ 0, & \text{for } n < 0 \end{cases}$

Using the general subsample algorithm, the power consumption can be reduced by simply increasing the subsample rate in which way the reduction of computation cost implies the saving of power consumption. Obviously, the general subsample algorithm is very suitable to implement the vario-power architecture. However, the algorithm is rather content independent and suffers from aliasing problem in high frequency band. To enhance the performance, we introduce a content-dependent technique to the general subsample algorithm as addressed in the following section.

III. CONTENT-BASED SUBSAMPLE ALGORITHM

As mentioned above, the general subsample algorithm has aliasing problem when it is in high subsample rate. The aliasing problem leads to considerable quality degradation because the high frequency band is messed up. To alleviate the problem, we use edge extraction techniques to separate the edge pixels from a macro-block and then perform subsampling to the remaining pixels.

Fig. 2 describes the procedure of the content-based subsample algorithm. The algorithm first determines edge pixels of the current macro-block and then generates the content-based subsample mask (CSM). Upon the CSM generated, we are able to calculate SSAD values and find the best motion vector. The determination of edge pixels starts from applying gradient filter in the current macro-block. In this paper, we use three popular gradient filters which are the high-pass filter, the Sobel filter and the morphological gradient filter to exercise the performance of the content-based algorithm [16]. Equations (5)-(8) illustrate their gradient calculations.
Input current and reference \( W \times H \) frames;
\[
\text{for}(y = 0; y < W \times N ; y ++) \{
\text{for}(x = 0; x < H \times N ; x ++) \{
\}
\}
\]

Perform gradient filtering;
Calculate the edge threshold according to power mode;

Determine edge pixels and edge mask;

Generate content-based subsample mask (CSM);
\[
SSAD_{\text{min}}(x, y) = \infty;
\]
\[
\text{for}(u = -p; u < p; u + +) \{
\text{for}(v = -p; v < p; v + +) \{
\]
\[
SSAD(u, v) = \sum_{j=0}^{N-1} \sum_{i=0}^{N-1} \left[ CSM(i, j) \cdot (S(i + u, j + v) - R(i, j)) \right];
\]

\[
\text{if } SSAD_{\text{min}}(x, y) > SSAD(u, v) \{
SSAD_{\text{min}}(x, y) = SSAD(u, v); MV(x, y) = (u, v); \}
\]

\}
\}

\}
\}

\}
\}

\}
\}

\}
\}

Morphological Gradient filter:
\[
G_{\text{morphological}} = (R \ominus B) - (R \ominus B),
\]
where \( B = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \).

The operation ‘ \( \ominus \) ’ and ‘ \( \ominus \) ’ denote the morphological operation of dilation and erosion respectively.

After obtaining the gradient value \( G \), we first determine the edge threshold of this CMB as defined in (9).
\[
\text{threshold} = m_1 \cdot \max \{ G(i, j) \} + m_2 \cdot \min \{ G(i, j) \},
\]
where \( m_1 \) and \( m_2 \) are set according to power mode.

Then, the algorithm uses the threshold value as a condition to pick the edge pixels and produces the edge mask by (10).
\[
\text{EdgeMask}(i, j) = \begin{cases} 1, & \text{for } G(i, j) \geq \text{threshold} \\ 0, & \text{otherwise} \end{cases}
\]

Finally, the content-based subsample mask (CSM) is generated from (11) and, therefore, the content-based subsample rate (CSR) is \( N^2 \)-to-(the number of 1's in CSM).
\[
CSM(i, j) = SM_{\text{bin}}(i, j) \text{ OR EdgeMask}(i, j)
\]
for \( 0 \leq i, j \leq N - 1 \).

Since the higher the threshold value is, the less the edge pixels will be, the CSM is highly dependent on the threshold. Thus, the switching of power mode can be done by adjusting the threshold parameters \( m_1 \) and \( m_2 \).

IV. THE VARIO-POWER ARCHITECTURE

According to the content-based subsample algorithm, we present a semi-systolic architecture which is based on the architecture proposed by Hsieh and Lin [4]. The vario-power architecture shown in Fig. 3 contains an edge-extraction unit (EXU), an array of processing elements (PEs), a parallel adder tree (PAT), a shift register array (SRA), and a motion-vector selector (MVS). Given the power consumption mode, the EXU extracts high frequency pixels (or edge pixels) from the current macro-block (CMB) and generates \( 0 \)-to-1 content-based subsample masks (CSM) for the PE array to disable or enable processing elements (PEs). As shown in Fig. 4, the structure of PE array, which is used to accumulate the absolute differences of pixels column by column while the parallel adder tree sum up all the results to generate the subsample sum of absolute difference (SSAD). Finally, The MVS performs compare-and-select operation to select the best motion vector which has a minimum SSAD.
Since the adder operations which PE achieves dominant significant power consumption in the system, the proposed architecture driven by the content-based subsample algorithm can disable some processing elements to save the switch activity of PE; that is, it can save the power consumption of the system. By performing the edge extraction first, a threshold was then set as the criterion of how many processing elements will be turn-off. Figure 5 shows the structure of the Processing Element and explains how the CSM disables or enables the PE. The absolute difference (AD) unit, which is denoted as |a-b|, calculates the absolute difference of CMB and RMB pixels. Then the adder unit accumulates the absolute difference value with the partial sum from the previous PE and conveys the results to the next PE in the same column. In order to reduce the switch activity, the PE receives the CSM signals from the EXU to disable or enable the blocking registers, which is abbreviated as 'breg' in Fig. 5, to decide the PE is active or inactive. When the blocking registers are enabled, the data paths of AD unit and the adder unit remains still, that is, the switch activity of this inactive PE is reduced. Thus, the power consumption can be saved.

The edge-extraction unit contains two main blocks which are gradient filter and CSM generator. The implementation of gradient filter is based on one of the (5), (6) and (8). Figure 6, for instance, is the structure of the implementation for the high-pass gradient filter. The multiplexers are used to prevent the boundary error for border pixels of the CMB. The black-dot in each multiplexer indicates the switching path when the filter is processing a border pixel. The CSM generator, whose structure is illustrated in Fig. 7, figures out the maximum and minimum of the gradient value in the macro-block and then determines the threshold value according to the power mode as shown in (9). Finally, it generates the CSM by OR-merging the regular subsample pattern and the edge pattern.

The execution of the vario-power architecture has five phases: initial CMB phase, filtering phase, edge-determination phase, initial RMB phase, and SSAD calculation phase. The initial CMB phase is for loading the CMB data into PE array and the initial RMB phase is for filling up PE array in full with RMB data to start the SSAD calculation. Figure 8 illustrates the timing of data flow. Since the execution of edge-extraction...
unit, which includes filtering phase and edge-determination phase, is parallel to the initial RMB phase, the behavior of the proposed architecture is the same as the architecture without vario-power function proposed by Hsieh and Lin [4].

V. ESTIMATION OF POWER CONSUMPTION

From (12), the power consumption of digital VLSI is in proportion to the switch activity, \( f \cdot \gamma(0 \leftrightarrow 1) \).

\[
P_{\text{gate}} = f \cdot C_{\text{gate}} \cdot V_{DD}^2 \cdot \gamma(0 \leftrightarrow 1),
\]

where \( \gamma(0 \leftrightarrow 1) \) is the switching rate of the gate.

Because the addition is the majority of the motion estimation architecture, by referring to [11], this paper uses the number of equivalent additions, denoted as \( \epsilon_{\text{adder}} \), as the power measure unit to estimate the power consumption. As per Fig. 5, the calculation of an absolute difference nearly requires \( 2\epsilon_{\text{adder}} \) and each PE consumes \( 3\epsilon_{\text{adder}} \) in each iteration. When the PE array operates at the content-based subsample rate of \( R_s \), it requires \( R_s^{-1} \cdot N \cdot (2p)^2 \cdot 3\epsilon_{\text{adder}} \). Since the calculation of PAT requires \( (N-1) \cdot (2p)^2 \cdot \epsilon_{\text{adder}} \), the power consumption of calculating SSADs for all RMBs in searching area is

\[
12R_s^{-1}N^2p^2\epsilon_{\text{adder}} + 4(N-1)p^2\epsilon_{\text{adder}}.
\]

As regard to the EXU, three gradient filters which are mentioned in this paper consume \( 6N^2\epsilon_{\text{adder}} \), \( 9N^2\epsilon_{\text{adder}} \) and \( 8N^2\epsilon_{\text{adder}} \), respectively, and the edge-determination consumes \( 3N^2\epsilon_{\text{adder}} \). So the power consumption of the content-based subsample algorithm (P_CSA) can be expressed as (13).

\[
P_{\text{CSA}} \equiv 12R_s^{-1}N^2p^2\epsilon_{\text{adder}} + 4(N-1)p^2\epsilon_{\text{adder}} + \alpha N^3\epsilon_{\text{adder}},
\]

where \( \alpha \in \{9,12,11\} \).

VI. SIMULATION RESULTS

Figure 9 and 10 demonstrate the simulation results of two 352-by-288 MPEG clips for \( N=16 \) and \( p=32 \). The dashed lines are the results of the general subsample algorithm and the subsample rates at the bullets are (4:1), (8:3), (2:1), (8:5), (4:3), (8:7), and (1:1), respectively from left to right. The solid lines are the results of the content-based subsample algorithm with three gradient filters and the subsample rate is from (4:1) to (1:1). The threshold parameters, \( (m_1, m_2) \) pairs, at the bullets on solid lines are (1,0), (0.75,0.25), (0.5,0.5), (0.4,0.6), (0.3,0.7), (0.2,0.8), (0.1,0.9), and (0,1), from left to right respectively. As the results, the power consumption can be significantly reduced while the quality degradation is little and the power mode can be dynamically switched by simply changing the threshold parameters.
VII. CONCLUSION

We proposed the vario-power architecture based on a novel content-based subsample algorithm. The vario-power architecture provides the real-time capability for the switching of power consumption mode while the quality degrades a little. In the proposed architecture, the edge extraction unit plays a key role to dynamically adjust the power consumption mode and its power overhead can be neglected. As shown in the simulation results, the proposed algorithm successfully improves the compression quality of the general subsample algorithm and switches the power consumption mode by the content dependent technique.

REFERENCES

A POWER-AWARE ME ARCHITECTURE USING SUBSAMPLE ALGORITHM

Hsien-Wen Cheng and Lan-Rong Dung

The Department of Electrical and Control Engineering, National Chiao Tung University

ABSTRACT

This paper presents a power-aware architecture driven by a novel content-based subsample algorithm which allows the architecture to work at different power consumption modes with acceptable and smooth quality degradation. The proposed algorithm first performs the edge extraction to generate a turn-off mask which is used to reduce the switch activities of processing elements (PEs) in the semi-systolic array. Since we introduce an adaptive control mechanism to set the threshold value of edge determination, based on the video content and the remaining capacity of battery pack, the reduction of the switch activities is rather stationary at a certain power consumption mode. As shown in simulation results, the architecture can dynamically operate at different power consumption modes with little quality degradation while the power overhead of edge extraction is under 0.8% comparing with the general subsample algorithm.

1. INTRODUCTION

Motion estimation (ME) has been notably recognized as the most critical part in many video compression systems, such as MPEG standards and H.26x, which tends to dominate computational load and hence power requirements. With increasing demand of portable, battery-powered multimedia devices, a power-aware motion estimation architecture that can be flexible in both power consumption and compression quality is highly required. To meet the power-aware requirement of portable devices, this paper presents a power-aware ME architecture using a novel content-based subsample algorithm, that can adaptively perform trade-offs between power consumption and compression quality as the battery status changes. Since the control mechanism and data sequences at different power consumption modes are the same, the power-aware architecture can perform the switching of power consumption mode very smoothly on the fly.

Lots of published papers presented efficient algorithms for the VLSI implementation of motion estimation but most proposed algorithms cannot dynamically adapt to different power consumption modes. Among the proposed algorithms, the Full-Search Block-Matching (FSBM) algorithm with Sum of Absolute Difference (SAD) criterion is the most popular approach for motion estimation because of its considerably good quality [1][2][3]. However, a huge number of comparison/difference operations result in high computation load and power consumption. To reduce the computational complexity of FSBM, researchers have proposed various fast algorithms that either reduce search steps [4] [5] [6] or simplify the calculation of error criterion [7]. The fast-search algorithms improve the block matching speed while the quality degradation is little and, thus, lead to a low power implementation. However, a low power implementation is not necessarily a power-aware system in that a power-aware system should adaptively modify its behavior with the change of power/energy status and balance the performance between quality and battery life [8].

Articles in [9] proposed a subsample algorithm to significantly reduce the computation cost with low quality degradation and the power consumption can be reduced by simply increasing the subsample rate; thus, the subsample algorithms are very suitable for power-aware ME architecture. To alleviate the aliasing problem of subsample, this paper presents a content-based algorithm which first uses edge extraction techniques to separate the high-frequency band from a macro-block and then performs subsampling within the low-frequency band. By an adaptive control mechanism, the edge-extraction step can self-tune the threshold value to maintain a stationary subsample rate. Based on the proposed algorithm, we present a semi-systolic architecture which can dynamically alter the subsample rate as the power consumption mode changes. As the result, our methodology successfully switches the power mode while the quality degradation is little.

2. CONTENT-BASED SUBSAMPLE ALGORITHM

As mentioned above, the general subsample algorithm has aliasing problem for high subsample rate which leads to considerable quality degradation because the high frequency band is messed up. To alleviate the problem, this paper presents a content-based subsample algorithm whose pro-
//frame:
Input current and reference frames, \( W \times H \);
for \( y = 0; y < W / N; y + + \) /
for \( x = 0; x < H / N; x + + \) /

Perform gradient filtering:

\[
\text{threshold} = m_i(x, y) \cdot \max \{ G(i, j) \} + (1 - m_i(x, y)) \cdot \min \{ G(i, j) \}
\]

\[
\text{EdgeMask}(i, j) = \begin{cases} 1 & G(i, j) \geq \text{threshold} \\ 0 & \text{otherwise} \end{cases}
\]

\[
\text{CSM}(i, j) = SM(i, j) \lor \text{EdgeMask}(i, j);
\]

\[
\text{cm_cnt} = \text{total edges of CSM};
\]

//update threshold parameter for the next frame

\[
m_{k+1}^i(x, y) = m_i(x, y) + K_p \cdot (\text{cm_cnt} - \text{trg_cnt});
\]

if \( (m_{k+1}^i(x, y) < 0) \)

if \( (m_{k+1}^i(x, y) > 1) \)

//find MV

\[
\text{SSAD}_{uv}(x, y) = \infty;
\]

for \( u = \text{ps}^u; u < \text{ps}^u + \text{ps} + 1 \);

for \( v = \text{ps}^v; v < \text{ps}^v + \text{ps} + 1 \); 

\[
\text{SSAD}(u, v) = \sum_{u=0}^{N-1} \sum_{v=0}^{N-1} \text{CSM}(i, j) \cdot \{ S(i + u, j + v) - R(i, j) \};
\]

if \( \text{SSAD}_{uv}(x, y) > \text{SSAD}(u, v) \)

\[
\{ \text{SSAD}_{uv}(x, y) = \text{SSAD}(u, v); \}
\]

//for loop index \( v \)

//for loop index \( u \)

//for loop index \( x \)

//for loop index \( y \)

Fig. 1. The content-based subsample algorithm

The procedure is described in Fig. 1. The proposed algorithm first uses an edge extraction technique to separate edge pixels from a macro-block and performs subsampling to remaining pixels, then generates the content-based subsample mask (CSM). Upon the CSM generated, we are able to calculate SSAD values and find the best motion vector.

The determination of edge pixels starts from gradient filtering. This paper uses three popular gradient filters [10] to exercise the content-based algorithm: the high-pass filter, the Sobel filter, and the morphological gradient filter. After obtaining the gradients \( G \) from the filter, the algorithm determines the edge threshold of this CMB by an adaptive control mechanism. Then, it uses this threshold value to pick the edge pixels and produce the edge mask. Finally, the content-based subsample mask (CSM) is generated and, therefore, the content-based subsample rate (CSR) denoted as \( R_p \) is \( N^2 \)-to-\( \text{cm}_\text{cnt} \), where \( \text{cm}_\text{cnt} \) means the number of 1’s in CSM.

According to battery status, the host processor decides the desired subsample rate, that is \( N^2 \)-to-\( \text{trg}_\text{cnt} \), where \( \text{trg}_\text{cnt} \) is the target number of 1’s in CSM). To make the subsample rate stationary, the algorithm adaptively updates the threshold-parameter \( m_{k+1}^i(x, y) \) based on the difference of \( \text{cm}_\text{cnt} \) and \( \text{trg}_\text{cnt} \) and the control parameter \( K_p \) which will affect the settling time and steady-state error of subsample rate. Thus, the switching of power mode can be precisely done by giving the target subsample pixel count \( \text{trg}_\text{cnt} \) according to the battery status.

3. THE POWER-AWARE ARCHITECTURE

According to the content-based subsample algorithm, we present a semi-systolic architecture shown in Fig. 2, based on architecture proposed by Hsieh and Lin [2], that contains an edge-extraction unit (EXU), an array of processing elements (PEs), a parallel adder tree (PAT), a shift register array (SRA), and a motion-vector selector (MVS). Given the power consumption mode, the EXU extracts high frequency (or edge) pixels from the current macro-block (CMB) and generates 0-1 content-based subsample masks (CSM) for the PE array to disable or enable processing elements (PEs). The PE array is used to accumulate absolute pixel differences column by column while the parallel adder tree sum up all the results to generate the value of subsample sum of absolute difference (SSAD). The MVS, then, performs compare-and-select operation to select the best motion vector.

Based on the semi-systolic architecture with content-based subsample algorithm, the architecture dynamically disable some processing elements to reduce the power consumption in that we assume the major power consumption is determined by the switch activity of system. By performing the edge extraction first, a target count \( \text{trg}_\text{cnt} \) was then set as the criterion of whether to enable/disable processing elements and thus dynamically changes the switch activities of system to reduce the power consumption. Fig. 3 shows the PE structure and explains how the CSM disables/enables processing elements. The CSM disables the PE by using the block element (BE), implemented by AND gates, that can nullify the input signals of data path, that consists of the absolute difference unit \( |a-b| \) and the Adder unit. That is, the circuits in these units remain still until the next motion vector searching iteration starts and, thus, the consumption
of transient power can be saved. The edge-extraction unit contains two blocks, that are gradient filter and CSM generator. Fig. 4 illustrates the structure of CSM generator.

4. RESULTS

Figures 5 and 6 demonstrate the simulation results of two 352-by-288 MPEG clips for \( N = 16 \) and \( p = 32 \) and the control parameter \( K_p \) is set as 0.3. The target subsample pixel counts are set as 64, 96, 128, 160, 192, 224 and 256, respectively. The dashed lines are the results of the general subsample algorithm and the solid lines are the results of the content-based subsample algorithm with three gradient filters. As shown in the results, the quality degradation of the content-based algorithm is less than that of the general subsample algorithm, and the type of selected gradient filter does not make much difference to the performance of the proposed algorithm. From the results, the average CSR error is as low as 1.12\% and the CSR error variance is as low as 0.00024. Thus, the proposed algorithm can be applied for power-aware system in that the subsample rate can be nearly stationary with given target subsample rate.

One can consider the major power consumption of a CMOS gate \( \text{gate}_i \) as (1), where \( \alpha \) and \( \kappa \) are constants, \( C_i \) is the output capacitance of gate \( i \), \( f_i \) is the operation frequency of gate \( i \), and \( r_i(0 \leftarrow 1) \) is the switch activity of gate \( i \). For an execution unit \( \text{EU}_j \) in a VLSI system, the power consumption can be shown in (2), where \( N_{\text{gate},j} \) is the gate count of \( \text{EU}_j \).

\[
P_{\text{gate}_i} = \alpha \cdot C_i \cdot f_i \cdot V_D^2 = \kappa \cdot C_i \cdot r_i(\uparrow). \tag{1}
\]

\[
P_{\text{EU}_j} = \sum_{i=1}^{N_{\text{gate},j}} \kappa \cdot C_i \cdot r_i(\uparrow). \tag{2}
\]

After considering the activity of execution units, the total power consumption can be as (7) by assuming the switch activities are uniform within an execution unit; that is, \( r_i(\uparrow) = r_1^k(\uparrow) \), \( \forall r_i^k(\uparrow) \) and the average output capacitances are nearly same. In this paper, we use the gate power coefficient \( \varepsilon_{gp} \) as the unit for estimating power dissipation.

\[
P_{\text{total}} = \sum_{\forall \text{activeEU}_j} P_{\text{EU}_j} + \sum_{\forall \text{activeEU}_k} P_{\text{EU}_k} \tag{3}
\]

\[
\approx \kappa \sum_{\forall \text{activeEU}_j} r^k(\uparrow) \sum_{i=1}^{N_{\text{gate},k}} C_i \tag{4}
\]

\[
= \kappa \sum_{\forall \text{activeEU}_k} r^k(\uparrow) \times C_{\text{avg}} \times N_{\text{gate},k} \tag{5}
\]

\[
\approx (\kappa \cdot C_{\text{avg}}) \sum_{\forall \text{activeEU}_k} r^k(\uparrow) \times N_{\text{gate},k} \tag{6}
\]

\[
= \varepsilon_{gp} \sum_{\forall \text{activeEU}_k} r^k(\uparrow) \times N_{\text{gate},k} \tag{7}
\]

Table 1 shows the synthesis result with the TSMC 1P4M 0.35\( \mu \)m cell library, where the symbol \( R_c \) means the content-based subsample rate and the \( \varepsilon_{gp} \) is the gate power coefficient defined in (7). From the results, we can learn that the area overhead to implement EXU is 7.68\% and the power overhead is only 0.8\% in the worst case when the subsample rate is 4-to-1 for the motion estimation with \( N = 16 \) and \( p = 32 \).
Table 1. Power analysis of the power-aware architecture

<table>
<thead>
<tr>
<th></th>
<th>PE array</th>
<th>SRA</th>
<th>PAT+MVS</th>
<th>EXU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AD + Adder</td>
<td>Others</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gate Count $G$</td>
<td>117,760</td>
<td>58,708</td>
<td>44,640</td>
<td>1,800</td>
</tr>
<tr>
<td>$r^2$</td>
<td>$4p^2 R_s^{-1} = 4096 R_s^{-1}$</td>
<td>$4p^2 = 4096$</td>
<td>$4p^2 = 4096$</td>
<td>$4p^2 = 4096$</td>
</tr>
<tr>
<td>$P_{\text{consumption}}$</td>
<td>$4.8e8 \cdot R_s^{-1}$</td>
<td>$2.4e8$</td>
<td>$1.8e8$</td>
<td>$7.37e6$</td>
</tr>
<tr>
<td>$P_{\text{consumption}}(\epsilon_{gp})$</td>
<td>$4.8e8 \cdot R_s^{-1} + 4.3e8$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$N = 16$ and $p = 32$
Cell library: TSMC 0.35um process

Fig. 6. The quality degradation of the news clip.

5. CONCLUSION

Motivated by the concept of battery properties and Speed-Step technology, this paper presents an architecture-level power-aware technique based on a novel content-based subsample algorithms. The switching of power consumption mode can be smooth and, thus, the proposed architecture can provide real-time capability for switching of power consumption mode with little quality degradation. As shown in the simulation results, the proposed algorithm successfully improves the compression quality of the general subsample algorithm and switches the power consumption mode by adaptively adjusting the threshold parameters.

6. REFERENCES


SUMMARY  This paper presents a multiple-voltage high-level synthesis approach for low power DSP applications using algorithmic transformation techniques. Our approach is motivated by maximization of task mobilities in that the increase of mobilities may raise the possibility of assigning tasks to low-voltage components. The mobility means the ability to schedule the starting time of a task. It is defined as the distance between its as-late-as-possible (ALAP) schedule time and its as-soon-as-possible (ASAP) schedule time. To earn task mobilities, we use loop shrinking, retiming and unfolding techniques. The loop shrinking can first reduce the iteration period bound (IPB) and, then, the others are employed for shortening the iteration period (IP) as much as possible. The minimization of IP results in high task mobilities. Finally, we can assign tasks with high mobilities to low-voltage components and, thus, minimize energy under resource and latency constraints. With considering the overhead of level conversion, our approach can achieve significant power reduction. In the case of the third-order IIR filter, the proposed approach can save up to 40.2% of power consumption.

key words: multiple voltage scheduling, low-power circuit, loop shrinking, retiming, unfolding, high-level synthesis

1. Introduction

With the increasing demand of portable devices, the reduction of power consumption has become the essential issue in VLSI design. A growing literature on VLSI design has proposed to reduce power consumption at different levels, from physical level to system level. Since any design decision made at earlier stages will have higher impacts on the final result, researchers believe that the power minimization should be done at higher abstraction levels for more significant power saving [1], [2]. A number of papers have addressed on power saving techniques, such as voltage scaling, capacitance reduction and switching minimization, for high level synthesis (HLS) [2]–[5]. However, these papers are based on a single voltage supply for power minimization and cannot take full advantage of available schedule slack to reduce the voltage. Therefore, the use of multiple supply voltages becomes very attractive to low power design recently [6]–[13]. The idea is to assign non-critical nodes to low voltage components and execute time-critical nodes at higher supply voltage. Papers [2], [8], [11], [12] present multiple-voltage scheduling for power optimization for HLS. Using integer linear programming (ILP) or dynamic programming, their works have pseudo-polynomial or even exponential time complexity. In paper [10], Shiue and Chakrabarti present a list-based multiple-voltage scheduling algorithm with polynomial time complexity. The algorithm is driven by three parameters: depth, mobility, and switching capacitance. With considering the level shifter, [10] provides effective resource-constrained and latency-constrained schemes for multiple-voltage HLS. From Chakrabarti’s group, later on, paper [13] uses Lagrange multiplier method to find the optimal solution of multiple-voltage scheduling under both resource and latency constraints.

The papers mentioned above have presented efficient scheduling for multiple-voltage HLS. Yet, few papers have considered the effect of algorithmic transformation on multiple-voltage power minimization. In this paper, we exploit on algorithmic transformation for multiple-voltage HLS and present an efficient approach to minimize power consumption under resource and latency constraints. The main concept behind the proposed approach is to change the computational structures by transformations and make mobility of each task in fully-specified flow graph (FSFG) as high as possible. The mobility means the ability to schedule the starting time of a task. It is defined as the distance between its as-late-as-possible (ALAP) schedule time and its as-soon-as-possible (ASAP) schedule time. Obviously, the increase of mobilities may raise the possibility of assigning tasks to low-voltage components. To earn...
task mobilities, we use loop shrinking, retiming and unfolding techniques. First, we use algebraic transformation to shrink the loops and hence decrease the iteration period bound (IPB). Then, retiming and unfolding techniques are employed for shortening the iteration period (IP) as much as possible. The minimization of IP results in high task mobilities. Once the IP is minimized, we can then assign tasks with high mobilities to low-voltage components based on a proposed task-assignment scheme. The proposed scheme is priority-based in that tasks with higher effectiveness will be given higher scheduling priority. The effectiveness of a task is defined as the difference of energy consumption between its high-voltage assignment and low-voltage assignment. So, the most significant power reductions can be counted first. Finally, our approach uses a level-conversion refinement step to reduce the power overhead of using level converters as much as possible. As the results, our approach can achieve significant power reduction under resource and latency constraints. In the case of the third-order IIR filter, the proposed methodology can save up to 40.2\% of power consumption while the supply voltages are 5V and 3.3V under latency constraint $1.5T_{\text{critical}}$ and resource constraints 1, 1, 1, 1.

The rest of the paper is organized as follows. In Section 2, we introduce algorithmic transformations. Section 3 presents the proposed approach in details. Section 4 shows the experimental results and Section 5 is the conclusion of this work.

2. Algorithmic Transformations

2.1 Fully-Specified Flow Graph

This paper uses Fully-Specified Flow Graph (FSFG) as a design entry for describing algorithm. A deterministic DSP algorithm can be represented by a FSFG which describes the relationship between a set of input and output sequences [14]. The FSFG is defined by the 3-tuple $< N, E, D >$, where $N$ is the set of vertices or nodes that represent operations on a process element (PE), $E$ is the set of directed edges that describe the data flow and $D$ is the set of ideal delays. Fig. 1 shows an FSFG for a second-order IIR filter. Given enough function units, the performance of FSFG is determined by loops [15].

In literature on HLS, the iteration period bound (IPB) has been used to measure the efficiency of the implementation of an FSFG [15]–[17]. The iteration period (IP) for a loop is defined as the total computational latency in the loop divided by the total number of delays. The IPB is the maximum IP for all loops in FSFG. The IPB in some sense represents the minimal sample period cycle at which a circuit can operate. In other words, the IPB represents the minimum achievable latency between iterations of the given flow graph when enough processors are
available. For instance, if we assume that a multiplication takes two time units to execute and an addition one time unit, the FSFG shown in Fig. 1 has an IPB of 4 time units.

A smaller IPB represents a higher throughput or sample rate if it can be achieved; however, the optimal sample period is not always achievable. Consider Fig. 1 again. The sample period is limited by loop $G - C - A - B$ and so equal to 5 time units. To obtain the rate-optimal implementation of FSFG, this paper uses algorithmic transformations to change computing structures and gain better performance in the stage of implementation. The following subsections will introduce three algorithmic transformation techniques employed in this paper.

2.2 Loop Shrinking

Loop shrinking can reconstruct the FSFG to obtain the optimal IPB for loops. Consider the loop segment shown in Fig. 2. Fig. 2 (a) has a chain of two additions within the loop. According to the associativity of addition, the function $a + (b + c)$ in Fig. 2 (a) is equivalent to the function $(a + b) + c$ in Fig. 2 (b). Obviously, the dot-lined loop has been shrunk in (b) and the loop latency is reduced as well. Therefore, we can perform loop shrinking on critical loop, who has the maximum IP, to reduce the IPB while the functionality of FSFG keeps the same. Fig. 3 is an example of loop shrinking. Given each task takes one time unit to execute, the IPB can be reduced from 3 time units to 2 time unites.

2.3 Retiming and Unfolding

Optimization of IPB may lead to a rate-optimal FSFG, but the optimal sample period is not guaranteed in an IPB-optimal FSFG. Retiming is a process that may help making sample rate equal to IPB. With delay transfer or nodal transfer, it is possible to make a loop achieve IPB. Integer linear programming (ILP) for retiming listed in Fig. 4 has been proposed to achieve the IPB [18]. The ILP formulation is attractive because additional constraints can easily be added to the formulation. Unfortunately, the ILP for retiming might take more computational time and cannot guarantee the achievement of IPB. Fig. 5, for example, the IPB can not be achieved by retiming since
Fig. 3  Loop shrinking of Second-order IIR. (a) The original FSFG. (b) The equivalent FSFG.
Given FSFG, 
Maximizing \( t_{\text{zero-delay-path}} \)
subject to:
\[ r(u) - r(v) \leq D_i(e), \]
where \( e \) is the directed edge from \( v \) to \( u \).

Fig. 4  ILP of retiming

node A requires 20 time-unit to execute.

To guarantee the achievement of IPB and optimize the sample period, paper [17] presents unfolding technique. Instead of describing one iteration of the computation in the form of a recursive loop, unfolding by a factor \( P \) implies \( P \) consecutive iterations. Fig. 6 illustrates the unfolding result of FSFG in Fig. 5. In the unfolding FSFG, the IPB can be achieved and the sample rate is optimized.

3. Proposed Approach

3.1 Multi-Voltage HLS Algorithm

Fig. 7 describes the proposed HLS algorithm. The inputs to our algorithm are an FSFG, a resource constraint \( (R_u) \), and a latency constraint \( (T_u) \), and the outputs are the voltage assignment, start time, and end time of each node and the total power consumption of the scheduling if the scheduling exists. In a nutshell, the proposed resource and latency constrained algorithm operates in four passes. In the first pass, the input file specifies the resource constraint \( (R_u) \), the latency constraint \( (T_u) \), and the operations within the FSFG. Once having the input information, we use loop shrinking technique to reduce the IPB. This bound ensures that there exists a period that is sufficiently long to assure proper evaluation of all the loops. The consecutive iteration of the execution of the FSFG cannot begin before the IPB. In the second pass, we compute the IP to check whether it matches the IPB or not. If the IP matches the IPB, the graph will be sent to the pass three. If the IP is not equal to the IPB yet, the IP minimization can be achieved by either retiming or unfolding techniques to obtain optimal mobility under the given resource constraint. In the third pass, multiple-voltage scheduling subroutine, \( \text{MultV} \_\text{Schedule}(\text{graph}, R_u, T_u, L) \), is used to schedule and assign tasks to the proper scheduling time and the available resources such that the total
Fig. 6  A rate-optimal FSFG using unfolding.
SCHEDULE(FSFG, \( Ru \), \( Tu \), \( L \), EnergyTb, LCTb)

// \( Ru \): Resource constraint, \( Tu \): Latency constraint
// \( L \): number of voltage levels
// EnergyTb: the energy table of multiple voltages
// LCTb: the energy table of level converters

\{
\quad g = \text{Read\_FSFG}(FSFG, \( Ru \), \( Tu \));
\quad g1 = \text{Shrink}(g);
\quad \text{if} \ (IP = IPB) \quad // \text{Check if IP equals to IPB in } g1
\quad \quad S = \text{MultV\_Schedule}(g1, \( Ru \), \( Tu \), \( L \));
\quad \text{else}
\quad \quad \quad g2 = \text{Minimize\_IP}(g1);
\quad \quad \quad S = \text{MultV\_Schedule}(g2, \( Ru \), \( Tu \), \( L \));
\quad \}

\quad S = \text{LC\_refine}(S); // refinement of level converters

\text{Report}(S);

\text{Fig. 7} \quad \text{The multi-voltage HLS algorithm.}

Power/energy consumption is minimum. In the last pass, \text{LC\_refine}(S) considers the overhead power consumption caused by level converters by a heuristic methodology.

3.2 Loop Shrinking

We propose the loop shrinking flow as shown in the Fig. 8. The flow will search two adjacent addition operations in the critical loop first and then rearrange the associated edges to reduce the number of nodes in the critical loop. The flow will repeat calculating and updating the IPB of the critical loop until IPB cannot be improved. Once the optimal IPB can be obtained, we have higher chance to obtain higher mobility of each node in the scheduling to save more power consumption.

3.3 IP Minimization

IP minimization \( \text{Minimize\_IP(graph)} \) can be achieved by either retiming or unfolding techniques to obtain optimum mobility under given resource constraints. We apply the unfolding technique to guarantee that IP matches the IPB, and minimize sample period or latency. Figures 9- 11 illustrate the ASAP and ALAP scheduling results.
Shrinking Start

Find the critical loop and determine IPB

Find adjacent addition nodes in the critical loop

Rearrange edges with adjacent addition nodes

Calculate IPB_{new}

Is IPB_{new} < IPB?

YES

NO

Shrinking End

Fig. 8 The loop-shrinking flow.
of second order IIR filter using retiming and unfolding techniques. The tables in Fig. 12 and Fig. 13 shows that the mobilities are improved by algorithmic transformation.

### 3.4 Multiple Voltage Scheduling

In this section, we explain the multiple-voltage scheduling subroutine, $\text{MultiVSchedule}(\text{graph, } Ru, Tu, L)$, where $Ru$ represents the resource constraint, $L$ represents the number of voltage levels, and $Tu$ represents that the number of available scheduling slots equals to the latency constraint, or else equals to $P$ times the latency constraint while the unfolding was used to make sure the IP and the IPB are the same in the second pass. Fig. 14 shows the flowchart of $\text{MultiVSchedule}(\text{graph, } Ru, Tu, L)$ where the index $i$, and $j$ represents different classes of function units and voltage
Before algorithmic transformation & After algorithmic transformation \\
<table>
<thead>
<tr>
<th>Node</th>
<th>ALAP</th>
<th>ASAP</th>
<th>Mobility</th>
<th>ALAP</th>
<th>ASAP</th>
<th>Mobility</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>7</td>
<td>5</td>
<td>2</td>
<td>5</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>B</td>
<td>8</td>
<td>6</td>
<td>2</td>
<td>7</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>C</td>
<td>6</td>
<td>4</td>
<td>2</td>
<td>8</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>D</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>6</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>E</td>
<td>4</td>
<td>1</td>
<td>3</td>
<td>6</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>F</td>
<td>7</td>
<td>4</td>
<td>3</td>
<td>8</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>G</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>5</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>H</td>
<td>4</td>
<td>1</td>
<td>3</td>
<td>6</td>
<td>1</td>
<td>5</td>
</tr>
</tbody>
</table>

Fig. 12  Mobilities of second-order IIR after retiming.
### Fig. 13  Mobilities of second-order IIR after unfolding.

<table>
<thead>
<tr>
<th>Node</th>
<th>After unfolding transformation</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ALAP</td>
<td>ASAP</td>
</tr>
<tr>
<td>A1</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>A2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>B1</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>B2</td>
<td>16</td>
<td>5</td>
</tr>
<tr>
<td>C1</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>C2</td>
<td>15</td>
<td>4</td>
</tr>
<tr>
<td>D1</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>D2</td>
<td>13</td>
<td>5</td>
</tr>
<tr>
<td>E1</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>E2</td>
<td>14</td>
<td>5</td>
</tr>
<tr>
<td>F1</td>
<td>15</td>
<td>4</td>
</tr>
<tr>
<td>F2</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>G1</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>G2</td>
<td>14</td>
<td>5</td>
</tr>
<tr>
<td>H1</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>H2</td>
<td>14</td>
<td>5</td>
</tr>
</tbody>
</table>
levels, respectively. The index \( k \) represents the number of nodes in the class \( c \). In the beginning, all nodes in the flow are set to be "unmarked" to represent the un-scheduled status of each node. Then the program will choose a class of operations, such as multiplications, according to the effectiveness priority of each class. The effectiveness of a task is defined as the difference of energy consumption between its high-voltage assignment and low-voltage assignment. This scheme is priority-based in that tasks with higher effectiveness will have higher priority. So, the assignment with most significant power reductions can be considered first. The next step is to compute the as-soon-as-possible (ASAP) value, the as-late-as-possible (ALAP) value, depth, and mobility for each node. Here the ASAP and the ALAP times are computed using the user defined latency constraint. Recursively assign nodes with higher priority to lower voltage resources and update the ASAP, ALAP value. Notice that the scheduling order of nodes does not always obey the data precedence order, which means we might deal with all the multiplication nodes before all addition nodes, therefore, we have to check the latency illegality in the scheduling process. Once the latency constraint was broken, the higher voltage resource will be utilized to make sure the scheduling result is feasible.

For example, there exists four multiplications and four additions for a second order IIR filter. Then we determine the "magic number", \( N \), which represents the number of tasks in the function unit class with the highest effectiveness which we try to assign to the lowest voltage to save power dissipation as much as possible under the given constraint. The magic number \( N \) is determined by \( \left\lfloor \frac{T_u}{T_c(v(j))} \right\rfloor \), where \( T_u \) is the latency constraint and \( T_c(v(j)) \) represents the execution time of the operation type with the highest effectiveness operating at \( v(j) \) voltage. For instance, according to the Fig. 15, the multiplication nodes have higher effectiveness than that of addition nodes. If the latency constraint \( T_u = 10 \) timeunits and the resource constraints are \((1, 1, 1, 1)\) (one 3.3V multiplier, one 5V multiplier, one 3.3V adder, and one 5V adder), there are two \( \left(\left\lfloor \frac{10}{4} \right\rfloor \right) \) multiplications using 3.3V multipliers to save the power consumption because one 3.3V multiplier takes 4 time-unit delay and maximally assigning the nodes with the highest effectiveness within the latency constraints is the first step to save power consumption. If there is insufficient number of 3.3V multipliers, we compute the priority and higher priority nodes use the 3.3V multiplier first. The priority of a node is a function of its depth, mobility, ASAP, and ALAP. Depth is the most important parameter, since it is directly linked to the latency. We assign nodes with larger depth first, so the scheduling can be completed within the latency constraint. Mobility is the second most important parameter. Nodes with higher mobility are given higher priority during assignment of lower voltage resources. Nodes with smaller ASAP time can be scheduled earlier. Since the power consumption of the multiplier is much more than that of the adder, we give the higher priority to the nodes with smaller ASAP time and arrange the scheduling first. Since we schedule multiplications before additions, it is essential to check if the scheduling legality by ALAP time and the function unit utilization obey the constraints. For example, in 3.3V operation, we need to guarantee that the start time must be smaller or equal to the original ALAP time-1. The reason is that 3.3V resources take one more delay than 5V resources do. This checking process depends on the delay of different function units. Note that the number of the multiplications which we try to assign to lowest voltage multipliers based on the given latency constraint and the resource constraint can not be achieved. Thus we must relieve the constraint by resetting the number of the multiplications assigned to lowest voltage multipliers and the number of the multiplications assigned to higher voltage multipliers.

3.5 Refinement of Level Converters

The proposed scheduling algorithm is based on multiple-voltage methodology, and, thus, the power consumption of level converters can not be ignored. According to Fig. 15 and Fig. 16, we realize that the power consumption of a 3.3V-to-5V level converter is much greater than what a 3.3V adder takes. Note the left-hand side of Fig.17, one task assigned to low voltage was scheduled between two tasks assigned to high voltage and the other task assigned to high voltage was scheduled between two tasks assigned to low voltage. There are four level converters will be required in the situation. We use the refinement method shown in Fig.18 to search this scheduling part and avoid the overhead power consumption caused by level converters as much as possible.
Choose class $c$ according to the effectiveness;
Calculate $\mu$ magic number $\mu$

\[
i = i + 1; \quad k = 1; \\
x = 0;
\]

Set all nodes $\mu$ unmarked $\mu$

\[
i = 0; \quad j = 1;
\]

Calculate priority list for $\mu$ unmarked $\mu$ nodes, $N(k)$, in class $c$;

\[
i = 0; \quad j = 1;
\]

In the class $c$, is $v(j)$-volt resource available and $T_c(v(j))$ obey the scheduling time?

\[
\text{Magic number } - 1
\]

\[
i = C?
\]

\[
\text{Magic number } < 0?
\]

\[
x = x + 1
\]

\[
j = L?
\]

\[
j = x;
\]

\[
f\text{ailed}
\]

i: $0 - C-1$, index of effectiveness
j: $1 - L$, index of voltage level
k: $1 - K$, number of nodes in class $c$

**Fig. 14** Flowchart of multiple voltage scheduling.
### Component Energy (5V) Energy (3.3V) Delay (5V) Delay (3.3V)

<table>
<thead>
<tr>
<th>Component</th>
<th>Energy (5V)</th>
<th>Energy (3.3V)</th>
<th>Delay (5V)</th>
<th>Delay (3.3V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adder</td>
<td>57pJ</td>
<td>25pJ</td>
<td>15.4ns</td>
<td>27.8ns</td>
</tr>
<tr>
<td>Multiplier</td>
<td>2202pJ</td>
<td>960pJ</td>
<td>43.7ns</td>
<td>78.9ns</td>
</tr>
</tbody>
</table>

**Fig. 15** Energy chart of (5-V,3.3-V) multipliers and adders.

### V1-V2 Energy Chart

<table>
<thead>
<tr>
<th>V1-V2</th>
<th>3.3V</th>
<th>5.0V</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3V</td>
<td>-</td>
<td>178.1pJ</td>
</tr>
<tr>
<td>5.0V</td>
<td>61.4pJ</td>
<td>-</td>
</tr>
</tbody>
</table>

**Fig. 16** Energy chart of level converters.
Fig. 17  Examples of level converters.
In the fetched HLH, is \textit{H} available when \textit{L} assigned? 
\textit{H} substitutes for \textit{L} to save power of the level converter.

Is the new schedule legal?

\textbf{L.C. refinement start}

Search HLH condition

Does HLH condition exist?

\textbf{L.C. refinement end}

\textbf{L:} Low voltage resource

\textbf{H:} High voltage resource

Save all HLH positions to the queue

Fetch next HLH from queue

Is the queue empty?

Dismiss L substitutes for H

Save all HLH positions to the queue

Fetch next HLH from queue

Is the queue empty?

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig18.png}
\caption{Refinement of level converters.}
\end{figure}
4. Experimental Results

The definition of our multiple-voltage scheduling problem is as follows: given a fixed amount of resources and a specified number of time steps, decide a multiple-voltage scheduling that consumes the minimum energy. The inputs to our algorithm are an FSFG, a resource constraint, and a timing constraint. Resources can be operated at different voltages. We also assume that multiple power lines are available, and level converters are needed between resources if they operate at different voltages. The number of level converters is not user defined. Moreover, the proposed algorithm tries to reduce the number of level converters to save the power consumption. The mobility of each node in the FSFG is defined as the difference between its as-late-as-possible (ALAP) schedule time and its as-soon-as-possible (ASAP) schedule time. Nodes with higher mobility are given more chance during assignment of lower voltage resources. Thereby our proposed algorithm makes use of the loop shrinking transformation and the unfolding transformation to reduce the IPB and to guarantee that the IP meets the IPB in order to get the highest mobilities of each node respectively. The energy consumption and the worst case delays of the different function units adopted from [19] and the energy dissipation of level converters adopted from [9] in this paper are shown in Fig. 15 and Fig. 16. The delay costs of the level converters are absorbed in the worst case delay values. Because we address the problem under timing constraint, energy consumption can be referred as power consumption. We assume the clock period is 20 ns. So the clock cycle of each different function unit can be computed.

We present the results obtained by running our algorithm on some high-level synthesis benchmarks. The algorithm was implemented in C++. Fig. 19 shows the result of a second order IIR filter using proposed approach. The comparison with AR filter (3rd IIR filter) is listed in Fig. 20. In this example, it was found that our algorithm yielded a greater reduction in power consumption. For instance, for the 3rd IIR filter with the resource constraint 1, 1, 1, 1 (one 3.3V multiplier, one 5V multiplier, one 3.3V adder, and one 5V adder) and a timing constraint of 16, we achieve a 40.20% reduction with the unfolding factor $P = 3$ compared to the 26.00% reduction by using the algorithm in [10]. Fig. 21 describes the power saving results with the specified constraints when running the second order IIR filter and the least mean square adaptive filter examples. The power reduction compared with $E_5$ has been tabulated in Fig. 22, where $E_5$ is the power dissipation corresponding to the supply voltage of 5V. $E_{alg}$ is the average power dissipation obtained by our algorithm. $T_{low}$ is the computation time obtained by application of the minimum-time resource-constrained, i.e., if the latency constraint is less than $T_{low}$, a feasible solution cannot be obtained. Timing constraints are given for three different values: $T_{low}$, $1.5T_{critical}$, and $2T_{critical}$, where $T_{critical}$ is the optimal minimum-computation time (critical-path delay) under the given resource constraint. The average reduction obtained by the proposed algorithm with two voltage levels is up to 43.7% when the timing constraint is 1.5 times the critical-path delay.

5. Conclusion

In this paper, we present a new scheduling scheme under resource and latency constraint that minimizes power consumption for the case when the resources operate at multiple voltages. The proposed scheme minimizes the power consumption by assigning as many nodes to lower voltage components as possible by using the algorithmic transformations. The scheme is implemented using the loop shrinking transformation to reduce the IPB and unfolding transformation to guarantee that the IP equals to the IPB and the nodes scheduled using a heuristic-based algorithm and does not guarantee an optimal solution. The average reduction obtained by the proposed algorithm with two voltage levels is 43.7% when the timing constraint is 1.5 times the critical-path delay.
Fig. 19  Experimental result of second-order IIR.

<table>
<thead>
<tr>
<th>Scheduling Algorithms</th>
<th>Power (pJ)</th>
<th>Reduction%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single voltage 5V</td>
<td>13554</td>
<td>---</td>
</tr>
<tr>
<td>Shiue</td>
<td>10029</td>
<td>26.00</td>
</tr>
<tr>
<td>Retiming</td>
<td>8516</td>
<td>37.16</td>
</tr>
<tr>
<td>Proposed</td>
<td>8092</td>
<td>40.20</td>
</tr>
</tbody>
</table>

Fig. 20  Comparison results of third-order IIR filter with resource constraint 1, 1, 1, 1 and a timing constraint of 8.
Table 4: Power consumption and reduction for second-order IIR filter with resource constraint \(1,2,1,1\), a timing constraint of 8, and unfolding factor of 2 and for LMS filter with resource constraint \(1,1,1,1\), a timing constraint of 19, and unfolding factor of 2.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>2nd order IIR filter</th>
<th>Least mean square adaptive filter</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Power (pJ)</td>
<td>Reduction %</td>
</tr>
<tr>
<td>Single voltage 5V</td>
<td>9036</td>
<td>---</td>
</tr>
<tr>
<td>Shiue</td>
<td>8208</td>
<td>9.16</td>
</tr>
<tr>
<td>Retiming</td>
<td>6780</td>
<td>24.96</td>
</tr>
<tr>
<td>Proposed</td>
<td>6768</td>
<td>25.10</td>
</tr>
</tbody>
</table>

Fig. 21  Power consumption and reduction for second-order IIR filter with resource constraint \(1,2,1,1\), a timing constraint of 8, and unfolding factor of 2 and for LMS filter with resource constraint \(1,1,1,1\), a timing constraint of 19, and unfolding factor of 2.

Table 5: Power reduction for the set of benchmarks with resource constraint \(1,1,1,1\).

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Latency</th>
<th>(E_{\text{alg}}) (pJ)</th>
<th>% reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>2nd IIR filter</td>
<td>(T_{\text{low}})</td>
<td>6768</td>
<td>25.10</td>
</tr>
<tr>
<td>(E_5 = 9039) pJ</td>
<td>1.5(T_{\text{critical}})</td>
<td>5035</td>
<td>44.28</td>
</tr>
<tr>
<td></td>
<td>2(T_{\text{critical}})</td>
<td>3484</td>
<td>61.44</td>
</tr>
<tr>
<td>3rd IIR filter</td>
<td>(T_{\text{low}})</td>
<td>8092</td>
<td>40.20</td>
</tr>
<tr>
<td>(E_5 = 13554) pJ</td>
<td>1.5(T_{\text{critical}})</td>
<td>6130</td>
<td>54.77</td>
</tr>
<tr>
<td></td>
<td>2(T_{\text{critical}})</td>
<td>5164</td>
<td>61.90</td>
</tr>
<tr>
<td>Least mean square adaptive filter</td>
<td>(T_{\text{low}})</td>
<td>10768</td>
<td>31.66</td>
</tr>
<tr>
<td>(E_5 = 15756) pJ</td>
<td>1.5(T_{\text{critical}})</td>
<td>10698</td>
<td>32.10</td>
</tr>
<tr>
<td></td>
<td>2(T_{\text{critical}})</td>
<td>8902</td>
<td>43.50</td>
</tr>
</tbody>
</table>

Fig. 22  Power reduction for the set of benchmarks with resource constraint \(1,1,1,1\).
References


Lan-Rong Dung was born in 1966. He received a BSEE and the Best Student Award from Feng Chia University, Taiwan, in 1988, an MS in electronics engineering from National Chiao Tung University, Taiwan, in 1990, and Ph.D. in electrical and computer engineering from Georgia Institute of Technology, in 1997. From 1997 to 1999 he was with Rockwell Science Center, Thousand Oaks, CA, as a Member of the Technical Staff. He joined the faculty of National Chiao Tung University, Taiwan in 1999 where he is currently an assistant professor in the Department of Electrical and Control Engineering. He received the VHDL International Outstanding Dissertation Award celebrating in Washington DC in October, 1997. His current research interests include VLSI design, digital signal processing, hardware-software codesign, and System-on-Chip architecture. He is a member of Computer and Signal Processing societies of the IEEE.

Hsueh-Chih Yang was born in 1978. He received the B.S degree in Mechanical Engineering from National Central University, Taoyuan, Taiwan, R.O.C. in 2002. He is currently working toward the Ph.D degree in the Electrical and Control Engineer, National Chiao Tung University. His research interests are power aware system, VLSI architecture, and digital signal processing.


計畫成果自評

本計畫第一年已建立功率意識高階合成之基本電池模式，可有助於系統階段合成之設計工作。本計畫之研究成果已發表或已接受發表為下列兩篇期刊論文與一篇會議論文：


另外，部分研究成果正投稿於相關期刊。經由本計畫之執行正培養四名博士生及五位碩士生從事於高階合成相關之研究領域。