The characteristics of hole trapping in HfO$_2$ SiO$_2$ gate dielectrics with TiN gate electrode

Wen-Tai Lu, Po-Ching Lin, Tiao-Yuan Huang, Chao-Hsin Chien, Ming-Jui Yang, Ing-Jyi Huang, and Peer Lehnen

Citation: Applied Physics Letters 85, 3525 (2004); doi: 10.1063/1.1808228
View online: http://dx.doi.org/10.1063/1.1808228
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/85/16?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
On the electrical stress-induced oxide-trapped charges in thin HfO$_2$ SiO$_2$ gate dielectric stack

Direct tunneling stress-induced leakage current in ultrathin HfO$_2$ SiO$_2$ gate dielectric stacks
J. Appl. Phys. 100, 094507 (2006); 10.1063/1.2372313

Characterization of C F$_4$-plasma fluorinated HfO$_2$ SiO$_2$ gate dielectrics with TaN metal gate
Appl. Phys. Lett. 86, 222905 (2005); 10.1063/1.1944230

Degradation mechanism of HfAlO$_X$ SiO$_2$ stacked gate dielectrics studied by transient and steady-state leakage current analysis
J. Appl. Phys. 97, 074505 (2005); 10.1063/1.1884253

Effects of denuded zone of Si (111) surface on current conduction and charge trapping of HfO$_x$ N$_y$ gate dielectric in metal-oxide-semiconductor devices
The characteristics of hole trapping in HfO$_2$/SiO$_2$ gate dielectrics with TiN gate electrode

Wen-Tai Lu, Po-Ching Lin, and Tiao-Yuan Huang
Institute of Electronics, National Chiao Tung University, 1001 Ta-Hsueh Road, Hsin-Chu 300, Taiwan, Republic of China

Chao-Hsin Chien, Ming-Jui Yang, and Ing-Jyi Huang
National Nano Device Laboratories, 1001-1 Ta-Hsueh Road, Hsin-Chu 300, Taiwan, Republic of China

Peer Lehnen
Aixtron AG, Germany

(Received 19 April 2004; accepted 20 August 2004)

The characteristics of charge trapping during constant voltage stress in an n-type metal–oxide–semiconductor capacitor with HfO$_2$/SiO$_2$ gate stack and TiN gate electrode were studied. We found that the dominant charge trapping mechanism in the high-$k$ gate stack is hole trapping rather than electron trapping. This behavior can be well described by the distributed capture cross-section model. In particular, the flatband voltage shift ($\Delta V_{fb}$) is mainly caused by the trap filling instead of the trap creation [Zafar et al., J. Appl. Phys. 93, 9298 (2003)]. The dominant hole trapping can be ascribed to a higher probability for hole tunneling from the substrate, compared to electron tunneling from the gate, due to a shorter tunneling path over the barrier for holes due to the work function of the TiN gate electrode. © 2004 American Institute of Physics.

DOI: 10.1063/1.1808228

As devices are scaled aggressively into nanometer regime, SiO$_2$ gate dielectric is approaching its physical and electrical limits. The primary issue is the intolerably huge leakage current caused by the direct tunneling of carriers through the ultrathin oxide. To substantially suppress the leakage current, high-$k$ materials are recently employed by exploiting the increased physical thickness at the same equivalent oxide thickness (EOT). Among them, HfO$_2$ has been demonstrated to be highly attractive because of its relatively high dielectric constant ($\sim$25), sufficiently large band gap ($\sim$5.9 eV), suitable tunneling barrier height for both electrons and holes ($\sim$1 eV), and thermal compatibility with contemporary device processes.

Even though HfO$_2$ films have been shown to be scalable to below 1 nm,$^4$ there still exist several issues that need to be tackled before they can eventually replace SiO$_2$ dielectric in production. One of the most important issues for HfO$_2$ is the charge trapping, which leads to threshold voltage instability.$^2$–$^6$ In this work, we investigate the characteristics of charge trapping in the HfO$_2$/SiO$_2$ gate stack with TiN gate electrode. Contrary to most previous reports,$^2$–$^6$ it is found that hole trapping, rather than electron trapping, prevails in the HfO$_2$/SiO$_2$ gate stack during constant voltage stressing (CVS). By employing the distributed capture cross-section model,$^2$–$^3$ the behavior of hole trapping can be well predicted over several decades of stress time; that is, charge trapping is caused by the hole filling of as-fabricated traps with distributed capture cross section.

The capacitors were fabricated on p-type (100) silicon wafers with local oxidation of silicon isolation. After HF-last dipping, a 1.1-nm-thick ultrathin oxide layer was grown at 800 °C by rapid thermal annealing (RTA) in O$_2$. Subsequently, an approximately 5 nm HfO$_2$ film was deposited by atomic vapor deposition (AVD™) in an AIXTRON Tricent® system at a substrate temperature of 500 °C, followed by N$_2$ RTA at 500 °C for 30 s. A 5000 Å TiN electrode was sputtered and patterned to form gate electrodes. Then, wafers were sputtered with aluminum on the back side, and received a forming gas anneal at 400 °C for 30 min. The EOT and initial flatband voltage of the stack before stressing are estimated to be 24 Å and 0.005 V from the high-frequency (100 kHz) capacitance–voltage ($C$–$V$) curves using UCLA CVC method without considering quantum effect.$^7$

Figure 1(a) shows the $C$–$V$ curves of a metal–oxide–semiconductor (MOS) capacitor measured at different

![Figure 1](image_url)

FIG. 1. (a) Capacitance–voltage curves and (b) conductance–voltage curves measured at 100 kHz with stress time as a parameter. The stress voltage ($V_s$) was −3.5 V. The curve labeled $t=0$ s corresponds to the data before stressing.

$^*$Electronic mail: chchien@ndl.gov.tw
CVS times. The stress voltage was −3.5 V. One observes that the C–V curve gradually shifts toward negative voltage with stress time. This tendency indicates that hole trapping is the predominant process in the gate stack during stressing. However, the negative flatband voltage shift ($\Delta V_{fb}$) may arise from the emergence of positive bulk trapped charges and/or interface charges. To clarify the mechanism responsible for the hole trapping, the conductance of the capacitor is plotted against measuring voltage over several decades of stress time, as shown in Fig. 1(b). It is found that the conductance peak value and shape only change slightly with stress time. This suggests that charge trapping at the interface states does not play any significant role in $\Delta V_{fb}$ for the HfO$_2$/SiO$_2$ gate stack during CVS. Thus, we conclude that the $\Delta V_{fb}$ is mainly caused by hole trapped in the bulk of HfO$_2$ layer. This result seems to contradict with most previous works, in which electron trapped in the high-$k$ stacks were shown to be the dominant mechanism responsible for the threshold and flatband voltage shifts.

To gain further insight into the trapping mechanism, we employ the so-called distributed capture cross-section model or stretched exponential model to describe the trapping behavior. The stretched exponential equation is given by

$$\Delta V_{fb} = \Delta V_{max}(1 - \exp(-N_{inj} \sigma_0 \beta)),$$

where $\Delta V_{max}$, $\sigma_0$, $\beta$ are fitting parameters which are related to the total trap density. Here, $\sigma_0$ represents the characteristic capture cross section, $\Delta V_{max}$ denotes the maximum shift in $\Delta V_{fb}$ that occurs after prolonged stressing, and $N_{inj}$ denotes the injected charge density. Figure 2 shows the dependence of $\Delta V_{fb}$ on $N_{inj}$. It can be clearly seen that the fitting curves (i.e., solid curves) match very well with experimental data (i.e., symbols) over several decades of $N_{inj}$. In addition, $\Delta V_{fb}$ saturates at larger $N_{inj}$ when the magnitude of the stress voltage is higher than |−3.5 V|. These features imply filling existing hole traps in the high-$k$ gate stacks. The $\beta$ value is around 0.184 for all stressing conditions indicating that hole traps in the high-$k$ gate stacks possess larger distributed capture cross section than that of electron traps (cf., $\beta \sim 0.32$); while $\sigma_0$ is nearly independent of voltage and its value is about 1.5 $\times$ 10$^{14}$ cm$^{-2}$. Moreover, it is worthy to note that $|\Delta V_{inj}|$ increases again as the $N_{inj}$ is larger than 2 $\times$ 10$^{12}$ cm$^{-2}$ s at $V_g = -4.2$ V. This phenomenon is thought to be due to additional traps creation.

Not disregarding the success of the distributed capture cross-section model in describing the $\Delta V_{fb}$ during CVS, it is still necessary to explain why the hole trapping is more likely to occur in our high-$k$ gate stacks. We believe this can be explained by the resultant band diagram of the gate stack under $V_g = -4.2$ V stress, as illustrated in Fig. 3. The parameters, including physical thicknesses, band offsets and the voltage drops across the individual insulators were determined based on our TEM analyses (not shown) and the work function of TiN (~4.8 eV) presented in previous researches.

1 2 S. Zafar, A. Callegari, E. Gusev, and M. Fischetti, J. Appl. Phys. 93, 9298

This work was supported in part by the National Science Council of the Republic of China through Contract No. 93A0501.


