**Investigation of LaAlO$_3$/ZrO$_2$/a-InGaZnO thin-film transistors using atmospheric pressure plasma jet**

Chien-Hung Wu, Hau-Yuan Huang, Shui-Jinn Wang, Kow-Ming Chang and Hsin-Yu Hsu

Amorphous indium–gallium–zinc-oxide thin-film transistors (a-IGZO-TFTs) with the LaAlO$_3$/ZrO$_2$ gate dielectric stack employing a novel atmospheric pressure plasma jet process that results in small subthreshold swing and low threshold voltage are proposed and fabricated. The influence of post-deposition annealing (PDA) temperature on LaAlO$_3$/ZrO$_2$ gate dielectric stack and device performance was investigated. The equivalent oxide thickness of the LaAlO$_3$/ZrO$_2$ dielectric stack decreases from 11.5 nm without post annealing to 7 nm after a 500°C annealing was applied. The LaAlO$_3$/ZrO$_2$/a-InGaZnO TFT with a 500°C annealing exhibits a small subthreshold swing of 77 mV·dec$^{-1}$, a high field-effect mobility of 9 cm$^2$/V·s and an excellent current ratio of 1.8 × 10$^7$, which could be attributed to the improved gate dielectric quality by the PDA. The LaAlO$_3$/ZrO$_2$/a-InGaZnO TFTs with excellent gate control ability allow the device to operate at a low operating voltage with low power consumption.

**Introduction:** Of the abundant AOS compound materials, amorphous indium–gallium–zinc-oxide thin-film transistors (a-InGaZnO TFTs) attract considerable interest for backplanes of the next-generation flat-panel displays as active matrix liquid crystal displays and active matrix organic light-emitting diode displays. Owing to their better field-effect mobility >10 cm$^2$/V·s and better stability against electrical stress [1, 2]. The non-vacuum techniques such as solution-processed InGaZnO films [3, 4] and atmospheric pressure plasma jet (APPJ) InGaZnO films were proposed recently [5, 6]. The APPJ technique has lower apparatus cost since it does not need a vacuum chamber and associated pumping systems; it also has better suitability for large-scale applications among the other deposition technologies. To further improve the device performance, high-$\kappa$ materials of ZrO$_2$ and HfO$_2$ have been investigated for their superior properties for advanced TFT devices, such as high breakdown field intensity (10–15 MV/cm), high dielectric constant (20–40), high current ratio (>10$^7$), and low operation voltage of 3.0 V. This is attributed to the improved gate dielectric quality by the PDA.

**Experiments:** Fig. 1 shows the schematic of the fabricated LaAlO$_3$ (40 nm)/ZrO$_2$ (10 nm)/IGZO (50 nm) TFT. The staggered bottom-gate a-IGZO-TFTs were fabricated on heavily doped n-type silicon substrates. High-$\kappa$ gate dielectrics of LaAlO$_3$ and ZrO$_2$ were deposited by an e-beam evaporation with thicknesses of 40 and 10 nm, respectively, on the silicon substrate which served as the gate electrode. PDA was then carried out at various temperatures (T) between 300 and 500°C in N$_2$ for 10 min. Subsequently, a 50 nm-thick a-IGZO layer was deposited by APPJ. The substrate temperature was kept at 200°C during deposition of InGaZnO. Triethylaluminium (Al$_2$(CH$_3$)$_3$, TMA) and oxygen plasma reactants were used as precursors and oxidants, respectively. Indium nitrate (In(NO$_3$)$_3$), gallium nitrate (Ga(NO$_3$)$_3$), and zinc nitrate (Zn(NO$_3$)$_2$) were used as the precursor materials. The concentration of the InGaZnO solution was kept at 0.2 M and was ultrasonically atomised at 2.45 MHz into mist and then conveyed by the carrier gas (N$_2$) to the plasma region connected to a pulsed DC power supply at a repetition rate of 25 kHz and voltage pulse of 15 kV with a pulse width of 8 μs to generate the down-stream plasma. The InGaZnO film was deposited and patterned through photolithography and wet etching. Finally, 300 nm-thick Al source/drain contacts were thermally deposited and formed by the lift-off. The channel width ($W$) and length ($L$) were 200 and 20 μm, respectively. Al/LaAlO$_3$/ZrO$_2$/p-Si (MIS structure) capacitors were fabricated simultaneously for C–V characterisation. The devices were characterised under an open air condition at room temperature using a semiconductor parameter analyser (2636A, Keithley, USA).

**Fig. 1** Schematic diagram of bottom-gate ZrO$_2$/LaAlO$_3$/IGZO-TFT

**Results and discussion:** The optical transmittance spectra of the a-IGZO films deposited on a glass substrate are shown in Fig. 2. The average transmittance of a-IGZO films on a glass substrate are more than 80% in the visible range. The transmittance spectrum of the glass substrate is also indicated. In a direct-transition semiconductor, the absorption coefficient, $\alpha$, and optical band gap ($E_g$) are related by Tang et al. [9] as follows: $\alpha = B(hv-E_g)$ and $E_g = 2.303[\log(1/T)]/d$, where $B$ is a constant, $h$ is the energy of the incident photon and $T$ and $d$ are the transmittance and thickness of the thin films. The band gap of a-IGZO films is about 3.15 eV.

**Fig. 2** Optical transmission spectra of 50 nm-thick a-IGZO film on glass substrates by APPJ

The C–V characteristics of the Al/LaAlO$_3$/ZrO$_2$/p-Si (MIS structure) are shown in Fig. 3. The capacitance of the Al/LaAlO$_3$/ZrO$_2$/p-Si capacitor increases with an increasing PDA temperature. The calculated EOTs of the LaAlO$_3$/ZrO$_2$ dielectric stacks are 11.5, 10, and 7 nm for the case without PDA and at annealing temperatures of 300, 400 and 500°C, respectively. The decrease in the flat-band voltage and increase in the slope with increasing $T$ indicates that both the interface and the bulk traps of the dielectric stack are recovered by the high annealing temperature. With a sharper slope and a considerable shift towards positive $V_f$-axis for the $V_f$, an improved LaAlO$_3$/ZrO$_2$ gate dielectric quality could be obtained. The transfer curves of the IGZO-TFTs without and with the annealing temperatures of 300, 400 and 500°C are shown in Fig. 4. It is noted that the current maximum ($I_{max}$) increases with increasing $T$, while the current minimum ($I_{min}$) reduces to about $10^{-13}$ A. The current ratio ($I_{max}/I_{min}$) and the threshold voltage ($V_t$) are 4.7 × 10$^7$ and 1.0 V, 1.2 × 10$^7$ and 0.8 V, 5.2 × 10$^6$ and 0.5 V, and 1.8 × 10$^6$ and 0.1 V for the case without PDA and $T = 300$, 400 and 500°C. The $I_{min}$ and $V_t$ are extracted through the dependences of $I_{max}/WVT_D$ and $\Delta V_{DS}/\log(I_{min})$, which are 8.3 cm$^2$/V·s and 219 mV/dec, 7.8 cm$^2$/V·s and 335 mV/dec, 8 cm$^2$/V·s and 109 mV/dec, and 9 cm$^2$/V·s and 77 mV/dec for the case without PDA and $T = 300$, 400 and 500°C. The improved $V_t$ at high $T$ could be attributed to the increased gate oxide capacitance ($C_{ox}$) and therefore the higher $\kappa$ value of the LaAlO$_3$/ZrO$_2$ dielectric stack by the PDA; however, the deviation of $SS$ and $\mu_{eff}$ at 300 and 400°C could be induced by the increase of interface traps since the annealing was applied before channel deposition, and a constant channel capacitance can be assumed [10]. The best device performances of $I_{max}/I_{min}$, $SS$, $V_t$ and $\mu_{eff}$ are 1.8 × 10$^7$, 77 mV/dec, 0.1 V and 9 cm$^2$/V·s, respectively, which were obtained for the case with $T = 500^\circ$C. The comparisons of the ZrO$_2$/LaAlO$_3$/IGZO-TFT with variant gate dielectric stacks are shown in Table 1.

**Table 1**

---

**ELECTRONICS LETTERS** 24th April 2014 Vol. 50 No. 9 pp. 706–708
I small SS of 77 mV·dec fabricated successfully using the APPJ process. The devices feature a tric stack. The integration of high-κ LaAlO$_3$/ZrO$_2$/IGZO-TFTs attains the aim of enhancing the gate control ability. It is expected that LaAlO$_3$/ZrO$_2$/IGZO-TFTs might have great potential for applications in low power-consuming and high-end displays.

**Acknowledgments:** This work was supported by the National Science Council of Taiwan, Republic of China, under grants NSC 100-2221-E-006-156-MY2, NSC 100-2221-E-006-045-MY2 and NSC 102-2221-E-006-217-MY2. The authors thank the Center for Micro/Nano Science and Technology, National Cheng Kung University, Taiwan, for equipment access and technical support.

© The Institution of Engineering and Technology 2014
7 March 2014
doi: 10.1049/el.2014.0816
One or more of the Figures in this Letter are available in colour online.

Chien-Hung Wu (Department of Electronics Engineering, Chang Hua University, Hsinchu, Taiwan)
E-mail: rossiwu@chu.edu.tw

Hau-Yuan Huang and Shui-Jinn Wang (Department of Electrical Engineering, Institute of Microelectronics, National Cheng Kung University, Tainan, Taiwan)

Kow-Ming Chang and Hsin-Yu Hsu (Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan)

**References**


