Production Planning & Control: The Management of Operations

Publication details, including instructions for authors and subscription information:
http://www.tandfonline.com/loi/tppc20

Control wafers inventory management in the wafer fabrication photolithography area

S.-H. Chung a, W. L. Pearn a & H.-Y. Kang b

a Department of Industrial Engineering and Management, National Chiao Tung University, Taiwan
b Department of Industrial Engineering and Management, National Chin-Yi Institute of Technology, Taiwan

To cite this article: S.-H. Chung , W. L. Pearn & H.-Y. Kang (2005) Control wafers inventory management in the wafer fabrication photolithography area, Production Planning & Control: The Management of Operations, 16:3, 286-296, DOI: 10.1080/095372890500088001

To link to this article: http://dx.doi.org/10.1080/095372890500088001

PLEASE SCROLL DOWN FOR ARTICLE

Taylor & Francis makes every effort to ensure the accuracy of all the information (the “Content”) contained in the publications on our platform. However, Taylor & Francis, our agents, and our licensors make no representations or warranties whatsoever as to the accuracy, completeness, or suitability for any purpose of the Content. Any opinions and views expressed in this publication are the opinions and views of the authors, and are not the views of or endorsed by Taylor & Francis. The accuracy of the Content should not be relied upon and should be independently verified with primary sources of information. Taylor and Francis shall not be liable for any losses, actions, claims, proceedings, demands, costs, expenses, damages, and other liabilities whatsoever or howsoever caused arising directly or indirectly in connection with, in relation to or arising out of the use of the Content.

This article may be used for research, teaching, and private study purposes. Any substantial or systematic reproduction, redistribution, reselling, loan, sub-licensing, systematic supply, or distribution in any form to anyone is expressly forbidden. Terms & Conditions of access and use can be found at http://www.tandfonline.com/page/terms-and-conditions
Control wafers inventory management in the wafer fabrication photolithography area

S.-H. CHUNG*†, W. L. PEARN† and H.-Y. KANG‡

†Department of Industrial Engineering and Management, National Chiao Tung University, Taiwan
‡Department of Industrial Engineering and Management, National Chin-Yi Institute of Technology, Taiwan

An important variable affecting the production throughput in the wafer fabrication photolithography area is the work-in-process (WIP) level of control wafers. Previous research work has focused on control wafers downgrading problem, and little work has been done for WIP level of control wafers. The objective of this paper is to develop methods for estimating the WIP level of control wafers for each grade, while maintaining the same level of production throughput. Two factors are considered, the re-entrant of control wafers within the same grade and the downgrading of control wafers among different grades. Under pulling control production environment, a multi-loop algorithm is developed for estimating the WIP control wafers for each grade. We conduct some simulation experiments based on a real-world factory production environment to demonstrate the effectiveness of the proposed algorithm. The results show that the algorithm is an efficient tool for estimating the cycle time and WIP level for each grade of control wafers.

Keywords: Photolithography area; Control wafers; Inventory; Multi-loop; Re-entrant; Downgrade

1. Introduction

In the wafer fabrication photolithography area, control wafers are utilized for monitoring and measuring the particle content, measuring photo-resist coat thickness and uniformity, examining focus and de-focus, checking critical dimension, and inspecting overlaps (Lin 2000). The purpose of using control wafers is to assure that manufacturing process in a wafer fabrication can satisfy the required specifications. Control wafers are repeatedly used until their quality and thickness no longer conform to the process requirement. For control wafers that do not conform to the process requirements, they are either downgraded or discarded. To avoid pollution to factory machines due to the misuse of control wafers, managers often apply grade concepts of control wafers for diverse machine types according to the requests of processing circumstances, such as the degree of quality. Any shortage of control wafers may result in a halt of machine operations and as a consequence, may seriously affect the process yield and production planning. To avoid such situations occurring, a large number of control wafers are usually prepared and stored for use. This, however, unnecessarily increases the WIP level of control wafers. For most factories, the work in process (WIP) level of control wafers is 30–50% of that for normal products, with 30% being the benchmark as indicated by Lin (2000).

Existing methods for estimating cycle time include the simulation approach, statistical regression approach, analytical method, and hybrid method. The pros and cons of these existing methods have been examined by several researchers (Lawrence 1995, Glynn and O’Dea 1997, Raddon and Grigsby 1997). Discrete event simulations are used to create shop floor condition and are a useful tool for performance prediction. The use of statistical regression approach with variance analysis explores the relationship between cycle time and system variables to construct a cycle time forecasting.
Control wafers inventory management in wafer fabrication photolithography

model. Wang et al. (1997) combined Little’s formula (Hiller 1995) with Kingman’s equation (Kleinrock 1975) to develop a regression function for estimating cycle time at each work station. Analytical method uses the queuing systems theory as a base to develop formulas for flow time estimation according to the distribution hypothesis on parameter setting. The hybrid method combines various methods to provide the cycle time estimation. Chung et al. (1999) studied hybrid methods incorporating simulation techniques to develop a cycle time estimation method.

Spearman and Woodruff (1990) evaluated the Kanban’s CONWIP system and pointed out that CONWIP is a suitable pull system in many dynamic environments. Popovich et al. (1997) designed a re-use matrix that takes into account the contamination level of the used test wafers as well as other characteristics of wafers. This is useful in determining possible usage for the used wafers. Although the re-use process requires manual operation, it provides a less expensive alternative to buying new wafers. Kroese and Nicola (1999) suggested a two-node tandem Jackson (1963) network model with simulation for general arrival and service system to estimate the ratio of overflow in the second buffer. Chen and Lee (2000) studied the effect of control/dummy (C/D) wafers downgrading based on push or pull systems. They concluded that the pull system is preferred if machine delay time is the primary concern, whereas the push system leads to a better utilization of C/D wafers and a lower C/D wafers level. Kumar and Kumar (2001) introduced the queuing network models to analyse system performance of semiconductor wafer fabrications. They surveyed some sequencing rules and release policies used in semiconductor manufacturing.

Although these studies have provided some important information regarding the cycle time and WIP level estimation, there has been little research done on control wafers inventory management. The purpose of this paper is to present an algorithm for estimating the control wafers cycle time and the WIP level for each control wafer grade. Under the production control environment with a pulling system, a multi-loop control wafers (MCW) algorithm is developed, and the re-entrant and downgrade manufacturing factors to set the WIP level of control wafers for each grade are considered. This investigation provides a useful reference to the management level for setting the WIP level for each grade and to increase inventory management performance. The remainder of this paper is organized as follows. Section 2 describes the control wafers management problem and assumptions. Section 3 presents the construction of control wafers multi-loop management system and describes the MCW algorithm.

In section 4, some simulation experiments are conducted, and the simulation results are presented to show the effectiveness of the proposed algorithm. In section 5, some conclusion remarks are made.

2. Problem description and assumptions

Control wafers are employed for monitoring machine parameters in the production process and for maintaining manufacturing conditions of semiconductor wafer fabrication. Control wafers are used not only to control the machine manufacturing capability, but also to increase the process yield. An increase in control wafers WIP level would result in an increase in the holding cost but with a decrease in the shortage cost; therefore, a trade-off decision must be made. Most common decisions in current industrial practice often result in maintaining each grade of control wafers at its maximum service level. This paper attempts to determine appropriate WIP level of control wafers for each grade in the system. How to determine the optimal WIP level of control wafers for each grade is important to the performance of the inventory management system. This paper considers a control wafers management problem where control wafers can be re-used in the same grade, downgraded for use in a different grade or discarded in the last grade. In order to simplify the complexity of the environment, we shall restrict our investigation of control wafers to the photolithography area in a wafer fabrication.

In general, the re-use status of control wafers can be divided into (1) pre-disposition, (2) in-use, and (3) recycle, termed the PUR process (Chen and Lee 2000). The in-use control wafers in the photolithography area provide functions for product monitoring, equipment monitoring, breakdown and recovery monitoring, and preventive maintenance (Lin 2000). In this paper, multi-loop system concept is applied to the establishment of the downgrade and PUR process.

A diagram of multi-loop control wafers system is depicted in figure 1. In figure 1, node Start contains new control wafers, node Finish is the discard wafers collection, and \( a_{01} \) is the new wafers depletion rate to loop 1. Each loop can be considered as a neuron, and the jth loop can be considered as the jth grade of control wafers process. The depletion rate of jth grade control wafers is \( d_j \), re-entrant ratio is \( P_{ij} \) (for \( i=j \)), downgrade ratio is \( P_{ij} \) (for \( i<j \)), discard ratio is \( P_{id} \) (for \( j=D \)), and arrival rate is \( \lambda_j \). Figure 2 displays the relationship between PUR and downgrade in the jth loop system of control wafers. In figure 2, the loop consists of three stages, and each stage consists of one
machine for processing. $X_{j1}$ represents the pre-disposition stage, $X_{j2}$ represents the in-use stage, and $X_{j3}$ represents the recycling stage. At the pre-disposition stage, operations must be completed to make sure that the control wafers comply with the manufacturing condition before they can be used. At the in-use stage, control wafers are employed in wafer fabrication to monitor and control some machine functions. After control wafers passing through the pre-disposition and in-use stages, they either enter the re-entrant state, or are downgraded or discarded. For the $j$th grade of control wafers, re-entrant arrival rate is $\lambda_{1j}$ (for $i = j$), downgrade arrival rate is $\lambda_{ij}$ (for $i < j$), discard rate is $\lambda_{jD}$, and arrival rate is $\lambda_j$. If the control wafers enter the re-entrant state, they will be repeatedly used and remain in the PUR process. Figure 3 is a specific case for the loop system shown in figure 2. It displays the relationship between PUR and new arrival rate in the 1st loop system of control wafers, where the new arrival rate of control wafers is $\lambda_{01}$.

The MCW algorithm developed here is based on the following assumptions:

- Daily demand rate for each grade is given. It is related to the schedule for normal product fabrication.
- Demand rate equals supply rate. In a pull system, when a control wafer is required in a grade, it will be pulled from the upper grade. With no shortage permitted, demand rate ($d_j$) should equal to supply rate ($\lambda_j$). The interval time between two pulls is set to $1/d_j$ ($1/\lambda_j$) for loop 2 and loop 3.
- The process time in each machine is given. The process of C/D wafers in a machine normally includes tasks such as the measurement of particle content, and the process time is usually a constant or normally distributed.
- Each PUR process consists of three stages of operation, and each stage has one machine to process corresponding operations, while the machine in the in-use stage is a dummy machine.
- Control wafers are classified into three grades.
- Control wafers with particle numbers of less than 100 in $1 \text{m}^3$ are classed grade one, less than 500 in $1 \text{m}^3$ are grade two, and less than 1000 in $1 \text{m}^3$ are grade three.
- The safety inventory is set to 0 for loop 1 and to 1 lot for loop 2 and loop 3.
- The releasing batch size for control wafers is one lot.

Figure 1. The multiple loop control wafers system.

Figure 2. The relationship of downgrade, pull control and PUR process in the $j$th loop system.

Figure 3. The relationship of new control wafers, pull control and PUR process in the 1st loop system.
3. Control wafers inventory management system

This paper develops an MCW algorithm to estimate the most appropriate WIP level of control wafers for each grade. The proposed algorithm can be divided into two phases: (1) calculating new control wafers arrival rate, downgrade ratio and re-entrant ratio, and (2) estimating control wafers cycle time and WIP level for each grade.

The multi-loop system presented here can supply new control wafers in the 1st loop and downgrade control wafers to the $j$th loop ($1 < j$). When supply and demand are in balance, we can calculate the new control wafers supply rate, the re-entrant control wafers arrival rate and the downgrade control wafers arrival rate. The cycle time for each grade of control wafers is calculated by adding up the downgrade waiting time, the re-entrant waiting time and the PUR process time for each grade of control wafers. The WIP level for each grade of control wafers is obtained by multiplying the arrival rate (consisting of new control wafers arrival and downgrade arrival) and cycle time of control wafers. The estimation procedures for the two phases are depicted in figure 4 and described in the next section.

3.1 Calculation of downgrade and re-entrant ratios

The multi-loop system of control wafers is constructed by the downgrade and PUR process procedures. In the $j$th loop, the supply and depletion of control wafers continue repeatedly, and a balanced production and exhaustion multi-loop system is adequate to solve control wafer problems. In figure 2, when the $j$th loop declares a need of control wafers, control wafers can be supplied from the pre-disposition stage. The pre-disposition stage ($X_{j1}$) supplies downgraded control wafers to meet the demand. If the downgraded control wafers are not sufficient to meet the demand, the first loop can pull new control wafers for use. However, for other loops, downgraded control wafers will be pulled from upper grade. In a stabilized system, the arrival rate of control wafers is equal to the leaving rate of control wafers. The relationship between re-entrant arrival ratio and downgrading arrival ratio can be found in Chung et al. (2004).

![Figure 4. Flow process of the MCW algorithm.](image-url)
The multi-loop system must supply enough control wafers for use in time, and shortage is not allowed. The operative constraints are as follows. By equation (1), the demand rate of control wafers is equal to the supply rate of control wafers for each loop. In the first loop, the supply rate of control wafers is equal to the new arrival rate of control wafers and the re-entrant rate, and this relationship is shown in equation (2). For other loops, the supply rate of control wafers is equal to the control wafers re-entrant rate and downgrade rates from up-stream loops, as shown in equation (3). The constraints are as follows:

\[ d_j = \lambda_j \quad j = 1, 2, \ldots, c. \] 

(1)

\[ \lambda_j = a_{0j} + \lambda_j P_{1j} \quad j = 1. \] 

(2)

\[ \lambda_j = \sum_{i=1}^{j} \lambda_i P_{ij} \quad j = 2, \ldots, c. \] 

(3)

where \( d_j \) is the demand rate of control wafers per day, \( \lambda_j \) is the supply (arrival) rate of control wafers per day, \( a_{0j} \) is the supply rate of new control wafers per day, \( P_{ij} \) (\( i = j \)) is the re-entrant ratio and \( P_{ij} \) (\( i < j \)) is the downgrading ratio.

### 3.2 Estimation of cycle time and WIP level

The cycle time of control wafers is defined to be the time interval from control wafers entering the \( j \)th loop system to leaving the \( j \)th loop system. Cycle time consists of downgrading waiting time, re-entrant waiting time and process time. They are defined as follows:

1. **The downgrading waiting time**: \( \text{DWT}_j \). The downgrading waiting time is the time interval between downgrading arriving of control wafers and the pre-disposition of PUR process in loop \( j \). In the first loop, new control wafers are pulled, and no downgrading waiting time is required. For loop 2 and loop 3, control wafers have to be pulled from the upper grade, not from new control wafers. The downgrading waiting time can be obtained by deducting the interval time (\( 1/\lambda_j \)) from the average downgrading arrival time of the upper grade (\( 1/\lambda_j \times (1 - P_{ij}) \)):

\[ \text{DWT}_j = \begin{cases} 0 & j = 1 \\ \frac{1}{\lambda_j} \times (1 - P_{ij}) - \frac{1}{\lambda_j} & j = 2, \ldots, c \end{cases} \] 

(4)

where \( \lambda \times (1 - P_{ij}) \) is equal to the sum of downgrading arrival rate (\( \sum_{i=1}^{j} \lambda_{ij} \)).

2. **The re-entrant waiting time**: \( \text{RWT}_j \). The re-entrant waiting time is caused from control wafers re-entrant arriving to in-use in the PUR process in loop \( j \). The difference between re-entrant arrival time and in-use time is multiplied by the number of repeat times to estimate the re-entrant waiting time:

\[ \text{RWT}_j = \left( k \frac{1}{\lambda_j} - \frac{1}{\mu_{j1}} - \frac{1}{\mu_{j2}} - \frac{1}{\mu_{j3}} \right) \times \frac{P_{ij}}{1 - P_{ij}} \quad j = 1, 2, \ldots, c \] 

(5)

where \( \lambda_j \) is the total arrival rate of the \( j \)th loop, \( \mu_{jr} \) is the \( r \)th service rate of the \( j \)th loop, \( P_{ij} \) is re-entrant ratio of the \( j \)th loop

\[ \text{as } 0 \leq \frac{1}{\mu_{j1}} + \frac{1}{\mu_{j2}} + \frac{1}{\mu_{j3}} \leq \frac{1}{\lambda_j} \quad k = 1 \]

\[ \frac{1}{\lambda_j} \leq \frac{1}{\mu_{j1}} + \frac{1}{\mu_{j2}} + \frac{1}{\mu_{j3}} \leq \frac{2}{\lambda_j} \quad k = 2 \]

\[ \vdots \]

\[ \frac{n - 1}{\lambda_j} \leq \frac{1}{\mu_{j1}} + \frac{1}{\mu_{j2}} + \frac{1}{\mu_{j3}} \leq \frac{n}{\lambda_j} \quad k = n. \]

### 3. Theoretical process time: \( \text{PUR}_j \)

The theoretical process time includes the PUR process time, loading and unloading time of control wafers in loop \( j \). Process time is obtained by multiplying process service time by the number of repeat times.

\[ \text{PUR}_j = \frac{1}{\mu_{j1}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j2}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j3}} \times \frac{1}{1 - P_{ij}} \times \frac{P_{ij}}{1 - P_{ij}} \quad j = 1, 2, \ldots, c. \]

(6)

Cycle time for each loop \( j \), \( \text{CT}_j \), equals the sum of \( \text{DWT}_j \), \( \text{RWT}_j \) and \( \text{PUR}_j \) (\( \text{CT}_j = \text{DWT}_j + \text{RWT}_j + \text{PUR}_j \)) and is calculated by equation (7):

\[
\text{CT}_j = \begin{cases}
\frac{1}{\mu_{j1}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j2}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j3}} \times \frac{P_{ij}}{1 - P_{ij}} + \left( \frac{k}{\lambda_j} - \frac{1}{\mu_{j1}} - \frac{1}{\mu_{j2}} - \frac{1}{\mu_{j3}} \right) \times \frac{P_{ij}}{1 - P_{ij}} & j = 1 \\
\frac{1}{\mu_{j1}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j2}} \times \frac{1}{1 - P_{ij}} + \frac{1}{\mu_{j3}} \times \frac{P_{ij}}{1 - P_{ij}} + \left( \frac{k}{\lambda_j} - \frac{1}{\mu_{j1}} - \frac{1}{\mu_{j2}} - \frac{1}{\mu_{j3}} \right) \times \frac{P_{ij}}{1 - P_{ij}} & j = 2, \ldots, c.
\end{cases}
\] 

(7)
The WIP level of a loop can be estimated by equations (8) and (9). The WIP level of loop $j$ is

$$WIP_j = \lambda_j \times (1 - P_{\text{out},j}) \times CT_j \quad j = 1, 2, \ldots, c$$ (8)

$$\lambda_j \times (1 - P_{\text{out},j}) = \begin{cases} a_{0j} & j = 1 \\ \sum_{i=1}^{j-1} \lambda_{ij} & j = 2, \ldots, c \end{cases}$$ (9)

where $WIP_j$ is the work-in-process in the $j$th loop and $CT_j$ is the cycle time of the $j$th loop. The system WIP level, $WIP_s$, of control wafers is as follows:

$$WIP_s = \sum_{j=1}^{c} WIP_j.$$ (10)

### 3.3 Algorithm procedures

The procedures of the MCW algorithm are as follows:

Step 1. By equation (1) to (3), given the demand rate ($d_j = \lambda_j$), re-entrant arrival ratio $P_{\text{in},j}$ and downgrading arrival ratio $P_{\text{down},j}$, calculate the new control wafers arrival rate $a_{0j}$, re-entrant arrival rate $\lambda_{j1}$ and downgrading arrival rate $\lambda_{j2}$ for each loop $j$.

Step 2. By equation (7), calculate cycle time ($CT_j$) of control wafers for the $j$th loop.

Step 3. By equations (8) and (9), calculate WIP level of control wafers for the $j$th loop.

Step 4. By equation (10), calculate WIP level of control wafers for the system.

### 4. Numerical example and simulation results

In order to justify the applicability of the proposed MCW algorithm, we consider some cases to investigate the effects of different demand rates on the system. We compare our estimated parameter values with the results obtained from simulations by eM-Plant simulation programming software (Tecnomatix Technologies Ltd. 2000). The simulation horizon is set to 110 days, in which the first 10 days are a warm up period. In order to eliminate simulation errors, simulations with different seeds are run ten times, and the average value of simulation results is used as the comparison object.

#### 4.1 Basic system input

To investigate the effects of planning on the management system, actual data is taken from a wafer fabrication factory located on the Science-Based Industrial Park in Hsinchu, Taiwan. The basic information is as follows:

1. **Demand rate.** In the photolithography area, there are three grades of control wafers in the process. The demand rate per day for each grade ($d_j$, $j = 1, 2, 3$) is given.

2. **PUR process.** In each loop $j$, the in-use service is the bottleneck. The service rates are shown in table 1.

3. **Machine data for the control wafers.** The distribution of the mean time between failures ($MTBF$), the mean time to repairs ($MTTR$), the mean time between preventive maintenance ($MTBPM$) and the mean time to preventive maintenance ($MTTPM$) for each work station are known.

#### 4.2 Numerical example

The cycle time of loop 1 with different demand rates and re-entrant ratios under MCW algorithm and simulation are compared in table 2. The WIP level of loop 1 with different demand rates and re-entrant ratios by two methods are compared in table 3. Tables 4–7 show the information for other loops. The relationship of cycle time, demand rate and re-entrant ratio for loop 1 under MCW algorithm is depicted in figure 5, and that for simulation is shown in figure 6. The relationship of WIP level, demand rate and re-entrant ratio for loop 1 under MCW algorithm is depicted in figure 7, and that for simulation is shown in figure 8.

Figures 5 and 6 show very similar graphs obtained from MCW algorithm and from a simulation. When re-entrant ratio ($P_{11}$) increases in loop 1, the cycle time of control wafers in the loop increases too; thus, a positive relationship between the two factors is present. Next, when demand rate ($d_j$) increases, a greater number of control wafers are demanded, and the cycle time of control wafers in the loop decreases. From table 2, we can notice that the greatest difference in cycle times among different demand rates is (1.5 – 1.5 = 0) when $P_{11} = 0$, and the greatest difference in cycle times is (44.7 – 25.5 = 22.2) when $P_{11} = 0.9$. From table 4, we can notice that the greatest difference in cycle times
among different demand rates is \((1.583 - 1.583 = 0)\) when \(P_{22} = 0\), and the greatest difference in cycle times is \((66.383 - 42.083 = 24.3)\) when \(P_{22} = 0.9\). From table 6, we can notice that the greatest difference in cycle times among different demand rates is \((1.125 - 1.125 = 0)\) when \(P_{33} = 0\), and the greatest difference in cycle times is \((38.69 - 37.125 = 1.565)\) when \(P_{33} = 0.9\). This means that when the re-entrant ratio gets smaller, the cycle times among different demand rates will be closer.

Table 2. The cycle time of 1st loop under MCW and simulation with demand rate \(= 10(1)\) and re-entrant ratio \(= 0.0(0.1)0.9\) (unit: hour).

<table>
<thead>
<tr>
<th>Demand rate</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td></td>
</tr>
<tr>
<td>0.1</td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td></td>
</tr>
<tr>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td></td>
</tr>
<tr>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>0.7</td>
<td></td>
</tr>
<tr>
<td>0.8</td>
<td></td>
</tr>
<tr>
<td>0.9</td>
<td></td>
</tr>
</tbody>
</table>

*The discrepancy ratio, D.R. (%), is defined as: \((\text{MCW result} - \text{simulation result})/(\text{simulation result}) \times 100\%.*

The results of the MCW algorithm are compared with those of simulation. As shown in tables 2–7, the absolute percentage of discrepancy in cycle time estimation is between 0.008% and 4.324% among all cases in loop1, between 0.005% and 1.227% in loop 2, and between 0.002% and 1.489% in loop 3. The absolute percentage

\[D.R. = \frac{|\text{MCW result} - \text{simulation result}|}{\text{simulation result}} \times 100\%\]
Table 3. The WIP level of 1st loop under MCW and simulation with demand rate = 10(1)18 and re-entrant ratio = 0.0(0.1)0.9 (unit: lot).

<table>
<thead>
<tr>
<th>Demand rate</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>0.625</td>
<td>0.624</td>
<td>0.096</td>
<td>0.688</td>
<td>0.687</td>
<td>0.087</td>
<td>0.750</td>
<td>0.749</td>
<td>0.080</td>
<td>0.813</td>
<td>0.874</td>
<td>0.069</td>
</tr>
<tr>
<td>0.1</td>
<td>0.763</td>
<td>0.762</td>
<td>0.079</td>
<td>0.819</td>
<td>0.818</td>
<td>0.079</td>
<td>0.875</td>
<td>0.874</td>
<td>0.069</td>
<td>0.931</td>
<td>0.987</td>
<td>0.061</td>
</tr>
<tr>
<td>0.2</td>
<td>0.900</td>
<td>0.899</td>
<td>0.100</td>
<td>0.950</td>
<td>0.949</td>
<td>0.063</td>
<td>1.000</td>
<td>0.999</td>
<td>0.055</td>
<td>1.050</td>
<td>1.100</td>
<td>0.100</td>
</tr>
<tr>
<td>0.3</td>
<td>1.038</td>
<td>1.037</td>
<td>0.058</td>
<td>1.081</td>
<td>1.081</td>
<td>0.060</td>
<td>1.125</td>
<td>1.124</td>
<td>0.053</td>
<td>1.169</td>
<td>1.213</td>
<td>0.118</td>
</tr>
<tr>
<td>0.4</td>
<td>1.175</td>
<td>1.174</td>
<td>0.085</td>
<td>1.212</td>
<td>1.212</td>
<td>0.074</td>
<td>1.250</td>
<td>1.249</td>
<td>0.064</td>
<td>1.288</td>
<td>1.325</td>
<td>0.116</td>
</tr>
<tr>
<td>0.5</td>
<td>1.313</td>
<td>1.311</td>
<td>0.107</td>
<td>1.343</td>
<td>1.343</td>
<td>0.140</td>
<td>1.375</td>
<td>1.374</td>
<td>0.073</td>
<td>1.400</td>
<td>1.437</td>
<td>0.127</td>
</tr>
<tr>
<td>0.6</td>
<td>1.450</td>
<td>1.447</td>
<td>0.235</td>
<td>1.472</td>
<td>1.472</td>
<td>1.500</td>
<td>1.500</td>
<td>1.497</td>
<td>0.180</td>
<td>1.525</td>
<td>1.548</td>
<td>1.548</td>
</tr>
<tr>
<td>0.7</td>
<td>1.588</td>
<td>1.584</td>
<td>0.253</td>
<td>1.603</td>
<td>1.603</td>
<td>1.625</td>
<td>1.625</td>
<td>1.622</td>
<td>0.203</td>
<td>1.641</td>
<td>1.660</td>
<td>1.660</td>
</tr>
<tr>
<td>0.8</td>
<td>1.725</td>
<td>1.719</td>
<td>0.349</td>
<td>1.732</td>
<td>1.732</td>
<td>1.750</td>
<td>1.750</td>
<td>1.745</td>
<td>0.287</td>
<td>1.763</td>
<td>1.771</td>
<td>1.771</td>
</tr>
<tr>
<td>0.9</td>
<td>1.863</td>
<td>1.719</td>
<td>0.867</td>
<td>1.854</td>
<td>1.854</td>
<td>1.875</td>
<td>1.875</td>
<td>1.862</td>
<td>0.714</td>
<td>1.881</td>
<td>1.888</td>
<td>1.888</td>
</tr>
</tbody>
</table>

Table 4. The cycle time of loop 2 under MCW and simulation with demand rate = 10(1)16 and re-entrant ratio = 0.0(0.1)0.9 (unit: hour).

<table>
<thead>
<tr>
<th>Demand rate</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>1.583</td>
<td>1.601</td>
<td>0.074</td>
<td>1.583</td>
<td>1.601</td>
<td>0.074</td>
<td>1.583</td>
<td>1.601</td>
<td>0.074</td>
<td>1.583</td>
<td>1.601</td>
<td>0.074</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.1</td>
<td>2.383</td>
<td>2.401</td>
<td>0.326</td>
<td>2.311</td>
<td>2.328</td>
<td>0.326</td>
<td>2.250</td>
<td>2.267</td>
<td>0.326</td>
<td>2.199</td>
<td>2.217</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td>3.383</td>
<td>3.401</td>
<td>0.326</td>
<td>2.322</td>
<td>3.233</td>
<td>0.326</td>
<td>3.083</td>
<td>3.101</td>
<td>0.326</td>
<td>2.968</td>
<td>2.985</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.3</td>
<td>4.669</td>
<td>4.683</td>
<td>0.326</td>
<td>3.439</td>
<td>3.402</td>
<td>0.326</td>
<td>4.155</td>
<td>4.170</td>
<td>0.326</td>
<td>3.957</td>
<td>3.972</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td>6.838</td>
<td>6.833</td>
<td>0.326</td>
<td>5.947</td>
<td>5.952</td>
<td>0.326</td>
<td>5.853</td>
<td>5.859</td>
<td>0.326</td>
<td>5.276</td>
<td>5.283</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>8.783</td>
<td>8.777</td>
<td>0.326</td>
<td>8.129</td>
<td>8.124</td>
<td>0.326</td>
<td>7.583</td>
<td>7.589</td>
<td>0.326</td>
<td>7.122</td>
<td>7.119</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6</td>
<td>12.383</td>
<td>12.349</td>
<td>0.326</td>
<td>11.402</td>
<td>11.374</td>
<td>0.326</td>
<td>10.583</td>
<td>10.563</td>
<td>0.326</td>
<td>9.891</td>
<td>9.877</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.7</td>
<td>18.383</td>
<td>18.303</td>
<td>0.326</td>
<td>16.856</td>
<td>16.794</td>
<td>0.326</td>
<td>15.583</td>
<td>15.533</td>
<td>0.326</td>
<td>14.506</td>
<td>14.467</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.8</td>
<td>30.383</td>
<td>30.015</td>
<td>0.326</td>
<td>27.765</td>
<td>27.574</td>
<td>0.326</td>
<td>25.583</td>
<td>25.425</td>
<td>0.326</td>
<td>23.737</td>
<td>23.603</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.9</td>
<td>66.383</td>
<td>65.881</td>
<td>0.326</td>
<td>60.228</td>
<td>60.076</td>
<td>0.326</td>
<td>55.583</td>
<td>55.234</td>
<td>0.326</td>
<td>51.429</td>
<td>51.131</td>
<td>0.326</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Control wafers inventory management in wafer fabrication photolithography
of discrepancy in WIP level for MCW and simulation is between 0.048% and 0.867% among all cases for loop 1, between 0.040% and 4.810% in loop 2, and between 0 and 0.317% in loop 3. The system WIP level is the sum of WIP level for each loop, and the WIP level for a single loop can be obtained with the given demand rate and re-entrant ratio. The absolute percentage of discrepancy in system WIP level under MCW and simulation with demand rate $\frac{1}{10}16$ and re-entrant ratio $0.0(0.1)0.9$

<table>
<thead>
<tr>
<th>Demand rate</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0.625</td>
<td>0.863</td>
<td>-3.846</td>
</tr>
<tr>
<td>11</td>
<td>0.688</td>
<td>0.919</td>
<td>-3.967</td>
</tr>
<tr>
<td>12</td>
<td>0.750</td>
<td>0.967</td>
<td>-3.967</td>
</tr>
<tr>
<td>13</td>
<td>0.813</td>
<td>1.031</td>
<td>-4.175</td>
</tr>
<tr>
<td>14</td>
<td>0.875</td>
<td>1.088</td>
<td>-4.256</td>
</tr>
<tr>
<td>15</td>
<td>0.938</td>
<td>1.144</td>
<td>-4.327</td>
</tr>
<tr>
<td>16</td>
<td>1.000</td>
<td>1.200</td>
<td>-4.334</td>
</tr>
</tbody>
</table>

Table 7. The WIP level of loop 3 under MCW and simulation with demand rate $\frac{1}{23(1)24}$ and re-entrant ratio $0.0(0.1)0.9$

<table>
<thead>
<tr>
<th>Demand rate</th>
<th>MCW</th>
<th>Simulation</th>
<th>D.R. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>23</td>
<td>1.125</td>
<td>1.589</td>
<td>-1.489</td>
</tr>
<tr>
<td>24</td>
<td>2.000</td>
<td>1.200</td>
<td>-4.334</td>
</tr>
</tbody>
</table>

*Denotes a value less than 0.001.
simulation is less than 5%. Based on the above analysis, we can see that the proposed MCW algorithm performs quite well in estimating cycle time and WIP level for each control wafers grade.

5. Conclusions

In most wafer fabrications today, the WIP level of control wafers is set to 30–50% of that for normal products, with 30% being the benchmark as indicated by Lin (2000). As the WIP level of control wafers increases, the capacity for processing normal products decreases. However, without the necessary control wafers utilization, the production process cannot be maintained effectively and the yield of product wafers is affected in consequence. In consequence, a decision must be made to minimize the total control wafer costs and to determine the optimal inventory level of control wafers while maintaining the same level of production throughput.

Control wafers inventory management is a challenge to wafer fabrication, and estimating depletion rate correctly for each grade becomes an important task. Demand rate and WIP level of control wafers are closely related to many factors such as throughput target, product mix and priority mix. In this paper, the MCW algorithm is proposed to estimate the control wafers WIP level for each grade. By estimating processing time, downgrading waiting time, and re-entrant waiting time for each PUR process, cycle time and WIP level for each grade can be determined. From the results obtained in the example, the MCW algorithm showed a promising performance estimating the depletion rate and WIP level. The percentage of discrepancy in system WIP level between the MCW algorithm and simulation result is less than 5%. The results showed that the proposed methodology is very accurate.

Future research could focus on different depletion cost for each grade of control wafers, to find the minimum cost curve as well as to achieve manufacturer’s planning target. In this research, only one machine is present in each work station, and how the model should be constructed under the environment of multiple machines in work stations is our future research direction.
Acknowledgement

This research is supported in part by Grant NSC91-2416-H-009-014.

References

Lin, Y.L., The design of inventory control model for dummy/control wafers at the furnace area in the wafer fabrication. Master Thesis, 2000, National Chiao Tung University, Hsin-Chu, Taiwan.

Dr. Shu-Hsing Chung is Professor of the Department of Industrial Engineering and Management, National Chiao-Tung University, Taiwan, ROC. She received her PhD degree in industrial engineering from Texas A&M University, College Station, TX, USA. Her research interests include production planning, scheduling, and cycle time estimation. She has published and presented research papers in the areas of production planning and scheduling for IC manufacturing.

Dr. Wen Lea Pearn is Professor of the Department of Industrial Engineering and Management, National Chiao-Tung University, Taiwan, ROC. He received his PhD degree in operations research from the University of Maryland, College Park, MD, USA. He worked for AT&T Bell Laboratories Switch Network Control and Process Quality Centers. He has published numerous papers in the areas of network optimization, machine scheduling, and process capability analysis.

Dr. He-Yau Kang is Associate Professor of the Department of Industrial Engineering and Management, National Chin-Yi Institute of Technology, Taiwan, ROC. He received his PhD degree in industrial engineering and management from National Chiao-Tung University. His research interests include production planning, scheduling, and performance evaluation.