modifying the VSWR, gain, and radiation pattern. The error obtained between mathematical model and measurements is close to 3.3%.

ACKNOWLEDGMENT
This work was supported by SEMAR-CONACyT project 2003-C03-11873, Mexico.

REFERENCES

© 2005 Wiley Periodicals, Inc.

STUDY OF PARALLEL COUPLED-LINE MICROSTRIP FILTER IN BROADBAND
Chia-Chung Chen,1 Jen-Tsai Kuo,2 Meshon Jiang,2 and Albert Chin1
1 Institute of Electronics
National Chiao Tung University
Hsinchu, Taiwan
2 Institute of Communication
National Chiao Tung University
Hsinchu, Taiwan

Received 26 August 2005

ABSTRACT: A parallel coupled-line microstrip filter is designed and implemented on PCB with its maximum bandwidth. In this paper, this filter has presented almost very good characteristics including the simulated bandwidth of 67%, the measured bandwidth of 64%, lower insertion loss of 1.27 dB, and flat response in the pass-band. The maximum bandwidth fabricated on PCB shows good agreement with the theoretically calculated bandwidth of 70% due to the narrower gap size between the coupled lines. © 2005 Wiley Periodicals, Inc. Microwave Opt Technol Lett 48: 373–375, 2006; Published online in Wiley InterScience DOI 10.1002/mop.21353

Key words: parallel coupled-line microstrip filter; PCB; narrower gap

1. INTRODUCTION
Microstrip band-pass filters [1–4] have been widely used in the RF front end of microwave transceivers because of their planar structure, ease of synthesis method, and low cost [5]. Parallel coupled-line microstrip filters (PCMFs) are usual components in microwave integrated circuits due to their simple design and versatility [6, 7]. Due to the need of newly proposed ultra-wideband (UWB) specifications, band-pass filters with GHz bandwidth will be required. The parallel coupled-line microstrip filter fabricated on a printed ceramic board (PCB) usually has a relatively small bandwidth. This is mainly due to the fact that the reductions of w/d and s/d using conventional fabrication methods were limited. However, this limitation has been surmounted, since the gap between two coupled lines can be scaled down to 4 μm [8], which allows PCMFs to be used successfully in broader bandwidth.

Previously, we have shown coplanar planar waveguide (CPW) and microstrip ring resonators, broadband and narrowband filters, and antenna and transmission lines on ion-implanted silicon substrates with excellent RF performance up to 100 GHz [9, 11]. This achievement is partially due to a sufficiently small-sized gap fabricated on a low RF loss silicon substrate, which is generated by ion-implantation and lithography technique.

In this paper, the bandwidth calculated using the theory previously proposed in [5] is presented. The lithography technique is applied in order to experimentally realize the broadband parallel coupled-line microstrip filter on PCB. Both the theoretical and experimental bandwidths are found to be in agreement.

2. DESIGN AND FABRICATION
The formulas of the theoretical calculation for the parallel band-pass filter are given by [5]:

\[ J(Z_0) = \left( \frac{\pi \Delta}{2 g_n} \right)^{1/2}, \]

\[ J(Z_0) = \left( \frac{\pi \Delta}{2 \sqrt{g_n g_{n+1}}} \right)^{1/2}, \]

\[ J_{\text{odd}}(Z_0) = \left( \frac{\pi \Delta}{2 g_n g_{n+1}} \right)^{1/2}, \text{ for } n = 2, 3, 4, \ldots, \]

where \( \Delta \) is the fractional bandwidth. Here, \( g_n \) and \( Z_0 = 50 \Omega \) are the element value and the characteristic impedance of the parallel band-pass filter, respectively. Based on Eqs. (1)–(3), the characteristic impedances for odd and even modes, \( Z_{\text{odd}} \) and \( Z_{\text{even}} \), can be determined by

\[ Z_{\text{odd}} = Z_0 \left[ 1 + J(Z_0) + (J(Z_0))^2 \right], \]

\[ Z_{\text{even}} = Z_0 \left[ 1 - J(Z_0) + (J(Z_0))^2 \right]. \]

Using these two expressions, the characteristic impedances of the multisection parallel coupled-line filter for odd and even modes can be carried out. In our work, we focused on the five-section parallel coupled-line filter. This filter was designed as a Cheby-

TABLE 1 Characteristic Impedances of the Parallel Coupled-Line Microstrip Filter for Odd and Even Modes and Values of w and s

<table>
<thead>
<tr>
<th>Bandwidth [mm]</th>
<th>Bandwidth</th>
<th>60%</th>
<th>70%</th>
<th>80%</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z_{\text{odd}} ) Ω</td>
<td>136</td>
<td>146</td>
<td>157</td>
<td></td>
</tr>
<tr>
<td>( Z_{\text{even}} ) Ω</td>
<td>45</td>
<td>49</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>( Z_{\text{odd}} ) Ω</td>
<td>115</td>
<td>132</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>( Z_{\text{odd}} ) Ω</td>
<td>40</td>
<td>44</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>( Z_{\text{odd}} ) Ω</td>
<td>125</td>
<td>134</td>
<td>143</td>
<td></td>
</tr>
<tr>
<td>( Z_{\text{even}} ) Ω</td>
<td>43</td>
<td>36</td>
<td>47</td>
<td></td>
</tr>
</tbody>
</table>
shev-type filter, with ripple of 0.1 dB. Then the element values for our designed filter can be obtained by $g_0 = 1$, $g_1 = 1.146$, $g_2 = 1.371$, and $g_3 = 1.975$ [3]. Substituting these four element values into Eqs. (1)–(5), the characteristic impedances of our filter for odd and even modes were calculated, and the results are listed in Table 1. These calculated characteristic impedances can help us to find the corresponding values of $w/d$ and $s/d$ from the calibration plot shown in Figure 1, where $w$ is the metal width, $s$ is the gap size, and $d$ is the substrate thickness. The obtained values of $w$ and $s$ are also listed in Table 1. We can see that the maximum bandwidth is 70%. By meeting the theoretically determined values of $w$ and $s$ for the maximum bandwidth of 70%, we fabricated a five-section parallel coupled-line microstrip filter, the photograph and structure of which are displayed in Figures 2(a) and 2(b), respectively.

To realize the smaller gap width in this filter, the circuit was fabricated using a conventional low-cost IC process with a $>1$-µm resolution (nearly two decades older than the current VLSI technology) and standard FeCl etching. This technology has a better pattern transfer and sharper corner edge that can help extend the PCB process for making a narrower metal width and interval gap. In our experiment, for fabrication, we used a Duroid/6010 substrate with substrate thickness of 1.27 mm, metal thickness of 1/2 oz., and dielectric constant of 10. The circuit measurements were performed using an Agilent/HP 8720C vector network analyzer.

3. EXPERIMENTAL RESULTS AND DISCUSSION

3.1. Parallel Coupled-Line Microstrip Filter for 70% Bandwidth

As shown in Figure 3, the simulated fractional bandwidth was found to be 67% close to the ideal destination of 70%. In the pass-band, the best simulated insertion return losses were 1.76 and 12.99 dB, respectively. On the other hand, the measured fractional bandwidth result was 64%, which agrees with the simulated result. Some mismatch may be due to the small power reflection of the nonideal situation. The best in-band insertion and return losses are only 1.27 and 16.7 dB, respectively. It can be observed that the smaller coupling-gap size not only achieves small insertion loss, but also exhibits the broadband characteristics of a band-pass filter. Its characteristics can modify the conventional type of this filter in order to obtain more advantages for broadband communications.
4. CONCLUSION

With the rapid development of broadband communications, flatter coupling response and wider bandwidth are very important issues for UWB applications. In this paper, we have used the lithography technique to improve the gap width, and this technique can help us to achieve the wider bandwidth, low insertion loss, and high-performance characteristics of designed parallel coupled-line microstrip filters. The theoretically calculated results show that the maximum bandwidth obtained was up to 70%. The experimental data also show good agreement with the calculated results.

ACKNOWLEDGMENTS

Albert Chin would like to acknowledge the help of Director and Prof. Tsu-Jae King at EECS, UC-Berkeley. This work has been supported by NSC (93-2215-E-009-017).

REFERENCES


© 2005 Wiley Periodicals, Inc.

PRACTICAL IMPEDANCE MATCHING USING GENETIC PROGRAMMING

Y. K. Su, H. S. Hou, and S. J. Chang
Institute of Microelectronics and Department of Electrical Engineering National Chung Kung University Tainan 70101, Taiwan

Received 18 August 2005

ABSTRACT: A genetic programming method for impedance matching is presented. The method is applied to an impedance-matching problem where the element values available are restricted to a set of preferred values. The experimental results show that this method can effectively generate practical and economical solutions. Since it can additionally deal with other design considerations, this method is useful for practical impedance matching.

DOI 10.1002/mop 21354

Key words: genetic programming; impedance matching

1. INTRODUCTION

In order to maximize power transmission, an impedance-matching network is required between the given source and load impedances. In conventional design approaches [1–5], the element values are assumed to be continuous (that is, they can be any real number). In reality, however, the element values are discrete. This limitation occurs in the design of discrete-element circuit because the element values available from vendors are restricted to a set of preferred values. It also occurs in integrated circuit design for high-frequency applications, such as RF or microwave integrated circuits (MICS), where capacitors may be implemented using an interdigital structure and inductors using a spiral structure [6]. Because the number of fingers or turns is an integer, the element values that are a function of integers are discrete.

In this paper, we propose a genetic programming (GP) method, based on our previous work [7, 8], to automatically generate impedance-matching networks consisting of elements with restricted values. The experimental results show that the proposed method can effectively generate practical and economical solutions. In addition, this method has the following advantages [7, 8]. First, the tree structure of GP is dynamic rather than fixed length, which is a desirable property in the design cases where the circuit complexity and topology cannot be predicted. Second, a circuit-analysis algorithm based on the tree structure is fast and suitable for symbolic circuit analysis, which is convenient for calculating circuit characteristics such as element sensitivity, group delay, and step response. Third, the tree structure is capable of representing any series-parallel RLC circuits; therefore, a resonant structure is allowed. Finally, the GP method can deal with other design considerations; for example, the element values are frequency dependent and restricted to a set of preferred values. The abovementioned advantages make it a practical method for solving impedance-matching problems.

2. GENETIC PROGRAMMING

The GP method is based on previous work [7, 8] in which we proposed a binary tree structure to represent series-parallel RLC circuits. Figure 1 shows the template of impedance-matching problems, where $Z_s$ and $Z_L$ denote the source and load impedances, respectively. The kernel of this method is the GP algorithm described below. At first, an initial population is created, which is composed of 500 individuals randomly chosen among the building blocks, as shown in Figure 2. The inductor $L$ or capacitor $C$ node is assigned a value randomly selected from a set of element values. The crossover and mutation operations are then applied to the population in order to explore the circuit topology and element values, respectively. The evolutionary process continues iteratively until a fully compliant solution is found or a maximum number of iterations is reached.

For a specified minimum transducer power gain ($G_{T,\text{min}}$), the GP algorithm incorporating the following fitness function can be used to find compliant networks with size less than or equal to the maximum allowable circuit size, $\max$:

$$\text{fitness} = \left\{ \begin{array}{ll} -\text{error}, & n \leq \max \\ -M, & \text{elsewhere} \end{array} \right.$$  

(1)