n + -doped-layer-free microcrystalline silicon thin film transistors fabricated with the CuMg as source/drain metal

M. C. Wang, T. C. Chang, Po-Tsun Liu, R. W. Xiao, L. F. Lin, Y. Y. Li, F. S. Yeh, and J. R. Chen

Citation: Applied Physics Letters 91, 022113 (2007); doi: 10.1063/1.2749847
View online: http://dx.doi.org/10.1063/1.2749847
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/91/2?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
Suppression of Schottky leakage current in island-in amorphous silicon thin film transistors with the Cu–Cu Mg as source/drain metal

Highly conductive n + hydrogenated microcrystalline silicon and its application in thin film transistors
J. Vac. Sci. Technol. A 22, 991 (2004); 10.1116/1.1648674

Interfacial phase formation in Cu–Mg alloy films on SiO2
J. Appl. Phys. 95, 3202 (2004); 10.1063/1.1647264

Kinetics of interfacial reaction in Cu–Mg alloy films on SiO2
J. Appl. Phys. 95, 363 (2004); 10.1063/1.1630355

A self-passivated Cu(Mg) gate electrode for an amorphous silicon thin-film transistor
n⁺-doped-layer-free microcrystalline silicon thin film transistors fabricated with the CuMg as source/drain metal

M. C. Wang
Department of Materials Science and Engineering, National Tsing Hua University, Hsin-Chui, 300 Taiwan, Republic of China

T. C. Chang
Department of Physics and Institute of Electro-Optical Engineering, Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, 70 Lien-hai Road, Kaohsiung, 804 Taiwan, Republic of China

Po-Tsun Liu
Department of Photonics and Display Institute, National Chiao Tung University, Hsin-Chu, 300 Taiwan, Republic of China

R. W. Xiao, L. F. Lin, Y. Y. Li, and F. S. Yeh
Institute of Electronics Engineering, National Tsing Hua University, Hsin-Chui, 300 Taiwan, Republic of China

J. R. Chen
Department of Materials Science and Engineering, National Tsing Hua University, Hsin-Chui, 300 Taiwan, Republic of China

(Received 24 April 2007; accepted 26 May 2007; published online 13 July 2007)

The feasibility of using CuMg as source/drain metal electrodes for n⁺-doped-layer-free microcrystalline silicon thin film transistors (µ-Si:H TFTs) has been investigated. The Ohmic-contact characteristic has been achieved by using the CuMg alloy as source/drain metal. Furthermore, a wet etching process of Cu alloy source/drain metal has been completed by using the ferric chloride base etchant. The proposed µ-Si:H TFT has shown similar electrical characteristic with the µ-Si:H TFT with n⁺-doped layer. The experimental result also showed that the CuMg alloy was suitable for the replacement of n⁺-doped layer in thin film transistor liquid-crystal displays. © 2007 American Institute of Physics. [DOI: 10.1063/1.2749847]

Hydrogenated amorphous Si thin film transistors (α-Si:H TFTs) have been widely used as switching devices for active matrix liquid crystal displays. The α-Si:H TFT is particularly advantageous to the production of large flat panel displays and facilitates mass production.¹,² The main objectives for flat panel display application are to enhance the field effect mobility and to reduce the off-state leakage current under backlight illumination.³ Crystallized polycrystalline silicon (poly-Si) thin film transistors with high mobility are very attractive for peripheral circuit driver and switching applications in active matrix backplanes for flat panel displays and imagers.⁴,⁵ This is particularly true with active matrix organic light emitting diode displays. However, poly-Si suffers from high cost, complex processing, and significant nonuniformity over large area.

As a result, hydrogenated microcrystalline silicon has recently received considerable attention as a viable alternative to its amorphous counterpart for large-area applications. In terms of TFT performance, not only α-Si:H TFTs employing n⁺-µ-Si:H as Ohmic contact layer show an improved electrical property,⁶ but also fully µ-Si:H TFTs are expected to yield higher field effect mobility and better electrical stability.⁷ More importantly, µ-Si:H films can be prepared using low thermal budget glow discharge gas decomposition method, which is also a standard industrial technique for α-Si:H deposition. However, small grain sizes (a few tens nanometer size), and poor quality at grain boundaries and at low thicknesses, are obstacles in achieving device grade µ-Si:H films for high performance µ-Si:H TFTs. In addition, most of the µ-Si:H TFTs reported have been fabricated using nonindustrial reactors such as very high frequency plasma enhanced chemical vapor deposition (PECVD),⁷ hot wire CVD,⁸ and electron cyclotron resonance CVD.⁹ It is very desirable to achieve high grade TFTs using intrinsic and doped µ-Si:H films by the standard PECVD compatible to mass production. Therefore, the direct deposition of high quality µ-Si thin films is a promising alternative for high mobility TFTs.¹⁰ On the other hand, the Ohmic-contact characteristic of the µ-Si:H was also important for the application of µ-Si:H TFTs. Compared to its amorphous counterpart, highly doped microcrystalline silicon (n⁺-µ-Si:H) is attractive due to its much higher conductivity and doping efficiency.⁶ However, the thickness of µ-Si:H was also limited by n⁺-etching process for the production concern. In this letter, the CuMg alloy was used as source/drain metal and provided self-aligned Ohmic-contact characteristic.

A 100-nm-thick MoW gate electrode was deposited and patterned on the glass substrate. It was followed that the CuMg alloy was used as source/drain metal and deposited by PECVD method. However, the n⁺-doped-layer was not deposited in the proposed structure compared with the conventional process. After the µ-Si:H deposition, hydrogenation was done in a H₂ discharge chamber to improve the mobility of the film. The p⁺-doped layer was deposited by PECVD to form the back-channel-etched (BCE) µ-Si:H TFT devices, which were fabricated by depositing a 100-nm-thick silicon oxide (SiOx), and a 100-nm-thick µ-Si:H active layer subsequently on the MoW gate using PECVD method.

Electronic mail: tchang@mail.phys.nsysu.edu.tw
active islands were patterned, a thin CuMg alloy layer (300 nm) was deposited by dc magnetron sputtering a 99.99% purity level of CuMg alloy target (4.5 at. % Mg) at room temperature. The sputtering condition of CuMg alloy was as follows: the base pressure of the deposition chamber was $7.0 \times 10^{-7}$ torr, the Ar pressure was 6 mtorr, the sputtering power was 1500 W, and the substrate temperature was at room temperature. The CuMg metal films were patterned by wet etching process to form source/drain electrodes. The wet etching process of the CuMg alloy structure was also completed by introducing the ferric chloride base etchant, typically used in printed circuit boards. The etch rate of CuMg film was about 1.9 nm/s and the critical dimension loss was less than 1.4 $\mu$m. The detail process flow was illustrated in Fig. 1. For comparison, the BCE $\mu$-Si:H TFT devices with $n$-doped layer-free $\mu$-Si:H active islands were fabricated by depositing a 100-nm-thick SiO$_2$, a 100-nm-thick $\mu$-Si:H active layer, and a 50-nm-thick $n$-doped-Si:H layer subsequently on the MoW gate using PECVD method. After the $\mu$-Si:H active islands were patterned, a 300-nm-thick sputter-deposited Al layer was patterned by wet etching process to form source/drain electrodes. Finally, the $n$-doped-Si:H layer on the TFT channel region was etched via the source/drain pattern electrodes as the etching mask. The channel length and width were 12 and 36 $\mu$m, respectively. The $\mu$-Si:H film was confirmed by Raman analysis and the scanning electron microscopy (SEM). The annealing stability of CuMg alloy as source/drain metal was also tested at 300 °C for 30 min in a vacuum chamber. The electrical measurement was carried out at an HP 4156C precision semiconductor parameter analyzer.

Figure 2 showed the Raman analysis of $\mu$-Si:H. We deposited $\mu$-Si:H films at 400 °C using a standard large-area single-chamber 13.56 MHz PECVD system by high H$_2$ dilution of SiH$_4$ process gas (H$_2$/SiH$_4$=80). The Raman peaks of the film were very sharp at 510 cm$^{-1}$. The full width half maximum (FWHM) was measured about 11 cm$^{-1}$. The Raman peak was deconvoluted using a Lorentzian multipeak function. The crystal fraction was calculated using the formula ($I_c+I_d$)/($I_c+I_d+I_a$) where $I_c$ is the area of crystalline peak (520 cm$^{-1}$), $I_d$ is the area of the microcrystalline peak (510 cm$^{-1}$), and $I_a$ is the area of the amorphous peak (480 cm$^{-1}$). The resulting $\mu$-Si:H film shows a Raman crystallinity ($X_C$) about 70% (Fig. 2). The films were analyzed for their surface morphology using SEM. As shown in the inset of Fig. 2, presence of small grains can be observed in the SEM image. The size of the grains and the grain size distribution across the film surface vary depending on specific deposition conditions of $\mu$-Si:H and pretreatments on the silicon oxide surface. The performance of a bottom gate TFT with back-channel etch is very sensitive to the grain size distribution uniformity. It was, therefore, important to develop the thin film with uniform grain structure. The grain size of the $\mu$-Si:H using SEM images was about 80 nm. Figure 3(a) shows the transfer characteristics of the $n$-doped layer-free $\mu$-Si:H TFT with the CuMg source/drain metal after annealing at high temperature process.$^{15,16}$ The proposed $n$-doped layer-free $\mu$-Si:H TFT with the CuMg alloy source/drain metal demonstrated the field-effect mobility of 0.1 cm$^2$/V·s, the subthreshold slope of 1.26 V/decode, and the threshold voltage of 5.02 V. The mobility was extracted from the linear $I_D$/$V_G$ plot, where the drain voltage ($V_D$) is 0.1 V, and the threshold voltage was extracted from the lin-

![FIG. 1. Detail process flow of the proposed $\mu$-Si:H TFT with the CuMg source/drain and back-channel-etched (BCE) inverted-staggered TFT structure.](image1)

![FIG. 2. Raman analysis of $\mu$-Si:H and $a$-Si:H film. The inset shows the SEM surface profile of $\mu$-Si:H.](image2)

![FIG. 3. (a) Transfer characteristics ($I_D$/$V_G$ curve) of $n$-doped-layer free $\mu$-Si:H TFT with the CuMg source/drain metal after the 300 °C 30 min annealing process in the vacuum chamber. The channel length and width are 12 and 36 $\mu$m, respectively. (b) Output characteristics ($I_D$/$V_D$ curve) of $n$-doped-layer-free $\mu$-Si:H TFT with the CuMg source/drain metal after the 300 °C 30 min annealing process in the vacuum chamber.](image3)
ear $I_D-V_G$ plot, where the $V_D=0.1 \text{ V}$. The $\alpha$-Si:H-like characteristic was due to 20-nm-thick $\alpha$-Si:H incubation layer in bottom-gate structure. The electrical characteristic of $\mu$-Si:H TFT with the $n^+$-doped layer also showed the same $\alpha$-Si:H-like characteristic. Therefore, the $\alpha$-Si:H-like characteristic was not due to the CuMg alloy as source/drain metal. Furthermore, the output characteristics of $\mu$-Si:H TFT are also shown in Fig. 3(b), measured at the gate voltages sweeping from 6 to 10 V by a voltage step of 2 V. It is shown no current crowding effect appears in the CuMg alloy source/drain metal. Furthermore, the output characteristics of $\mu$-Si:H TFT device exhibited the similar electrical performance. For the production concern, the CuMg source/drain metal exhibited the similar electrical performance. For the production concern, the CuMg source/drain metal could be applied for the TFT with the $n^+$-doped layer-free process and provided self-aligned Ohmic-contact characteristic.

This work was partially supported by National Science Council, the Republic of China under Contract Nos. NSC-94-2120-M-110-005, NSC94-2215-E-009-031, NSC-95-2120-M-110-003, and NSC 95-2221-E-009-254-MY2, and MOEA Technology Development for Academia under Project 94-EC-17-A-07-S1-046 and MOE ATU Program. Also, the authors thank the Taiwan TFT LCD Association (TTLA), and AU Optronics Corp. (AUO), Taiwan, for their support.