Abstract — 在第二年計畫中，我們的主要目標是經由非線性的分析去獲得OTA nonlinear DC-gain 非線性失真模型。OTA在SDM架構中為重要元件。隨著面積與供應電壓的下降，一個放大器合適的增益將越來越重要。如果增益太大，則放大器會消耗更大的功率。如果增益太小，則諧波的問題會變嚴重。然而目前沒有有效的網絡去評斷增益為何是最理想的。在本期刊中，我們先使用nonlinear function去模擬OPA的DC-gain曲線，接著使用此函式去產生SDM nonlinear distortion model。而使用此模型可以知道在容許的Distortion值內，需要多大的增益。而非理想增益曲線以及SDM非線性諧波模型在本期刊中，顯示他的behavior simulation 跟transistor level simulation。

Index Terms — sigma delta modulator, nonlinear distortion, op-amp DC-gain.

I. INTRODUCTION

Sigma-delta modulators (SDM) based on switched-capacitor circuits have been suitable for high-resolution applications. Recently, low power designs become a very important trend for SDM applications. Since op-amps consume most power in SDM, it is crucial to determine a suitable op-amp DC-gain. If DC-gain is set too high, the op-amp can consume too much power; if DC-gain is too small, nonlinear distortion can become serious. However, there exists no efficient and systematic approach for selecting DC-gains.

Currently, there are two major approaches for selecting op-amp DC-gains. The first approach is ad hoc based [1-3], which usually suggests setting DC-gain at a sufficiently large value, e.g. 70 dB, so that nonlinear distortion can be small enough. This can be too conservative, since the DC-gain can actually be smaller for certain applications. The other approach for selecting op-amp DC-gain requires intensive simulations and subsequent computations [4-6]. In this approach, time-consuming Spice simulation is first used to identify the nonlinear DC-gain curve of a specific op-amp design, and then magnitude of distortion is computed from the nonlinear curve identified. If the computed distortion is too large or too conservative (too small), the op-amp design has to be modified so that DC-gain can be adjusted. Then, one needs to carry out the aforementioned simulation and computation again. This iterative process would continue until a suitable DC-gain is determined. So the existing approaches are either not accurate enough or not time-efficient.

In this paper we propose an accurate and efficient approach for selecting op-amp DC-gain. An essential first step in our method is the creation of a general model for nonlinear op-amp DC-gain curves. The importance of this nonlinear DC-gain model is that it eliminates the need for time-consuming Spice simulations described above. Then, the nonlinear DC-gain curve model can be employed to analytically derive the nonlinear distortion which appears at SDM output. Since the nonlinear distortion model is expressed in terms of DC-gain and other SDM parameters, it can be used to accurately compute the minimum required op-amp DC-gain such that the nonlinear distortion is kept under a tolerable value. The nonlinear DC-gain curve model and the nonlinear distortion model are verified by transistor level simulations. Their application to sigma-delta modulators is verified by behavior simulations.

II. OP-AMP NONLINEAR DC-GAIN CURVES

A. DC-Gain Distortion Can Be Severe

A second order SDM with OSR = 20, $V_{os} = 0.6$, a 3-bit quantizer, a 1V sinusoidal input signal, and a relatively small DC-gain $A_o = 50$dB, will see a severe DC-Gain distortion at about -61dB, which easily dominates other noises and distortions, e.g. quantization noise (-81 dB) and DAC distortion (-76 dB, without DEM), and results in a poor SNDR at 60 dB.

B. Modeling Nonlinear DC-Gain Curves

It is well known that the output resistance of op-amp output-stage-transistors is dependent on the output voltage $V_o$. This dependency results in nonlinear op-amp DC-gain when $V_o$ changes, as is shown in Fig. 1. A typical nonlinear DC-gain curve can be approximated by the polynomial:

$$A_o(V_o) = A_o (1 + q_1 V_o^2 + q_2 V_o^4)$$

(1)

where $A_o(V_o)$ is the nonlinear DC-gain of op-amp, and $A_o$ is the maximum DC-gain when $V_o$ is in the neighborhood of 0V.

It is well known that $V_{cog}$ of the output-stage transistors and the maximum DC-gain $A_o$ are the only two parameters which can affect the shape of the nonlinear curves $A_o(V_o)$. It is also
well known that maximum output swing \( V_{os} \) and \( |V_{os}| \) have
germane relation with each other. Since \( V_{os} \) makes much more
sense for practical designers, we replace \( |V_{os}| \) by \( V_{os} \), and in
the rest of this paper \( V_{os} \) and \( A_o \) are the only two parameters
which affect \( A_o(V_o) \). In order to demonstrate the effects of \( V_{os} \)
and \( A_o \) on \( A_o(V_o) \) . Spice op-amp simulations in Fig. 2(a), (b)
respectively show the effects that \( A_o \) and \( V_{os} \) can have on the
shape of DC-gain curves.

In order to model the nonlinear gain \( A_o(V_o) \), we tried various
combination of \( A_o \) and \( V_{os} \) to create a set of representative
curves for the family of nonlinear DC-gain curves. Then, we
endeavored to find out suitable \( q_2 \) and \( q_4 \) such that \( (1) \) can
reasonably fit all of these curves. After intensive tries and errors,
we come up with the \( q_2 \) and \( q_4 \) in \( (1) \) to be

\[
q_2 = -9 \cdot \left( \frac{A_o^{0.01}}{(1+V_{os})^{2.6}} \right)^2 \tag{2}
\]

\[
q_4 = -6 \cdot \left( \frac{A_o^{0.0001}}{(1+V_{os})^{0.83}} \right)^4 \tag{3}
\]

Although the \( q_2 \) and \( q_4 \) are obtained from tries and errors, the
searching and testing time for them is more than one year. We are
confident that the model \( (1) - (3) \) is sufficiently general and
accurate, as is verified in the next subsection.

C. Verifying Nonlinear DC-Gain Curve Model

Comparisons of DC-gain curves from real op-amps and from
our model \( (1) - (3) \) are shown in Fig. 3. The comparisons are

\[
q_2 = -0.067, \quad q_4 = -0.3595
\]

Maximum error is 380(\( \approx 5\%)\)

Two stage op-amp
\( A_o = 10180 \quad V_{os} = 1.5V \)

\[
q_2 = -0.124, \quad q_4 = -0.335
\]

Maximum error is 70(\( \approx 2\%)\)

Folded cascode op-amp
\( A_o = 3184 \quad V_{os} = 1.43V \)

\[
q_2 = -0.565, \quad q_4 = -0.883
\]

Maximum error is 130(\( \approx 2\%)\)

Two stage op-amp
\( A_o = 6819 \quad V_{os} = 0.8V \)

\[
q_2 = -0.0916, \quad q_4 = -0.2967
\]

Maximum error is 20(\( \approx 0.1\%)\)

Folded cascode op-amp
\( A_o = 6849 \quad V_{os} = 1.5V \)
deliberately planned to cover various op-amp structures and representative points in op-amp parameter space. The sub-figures in Fig. 3 are cross-related as follows:
1. (a) and (c) are two-stage op-amps, and (b) and (d) are folded cascode op-amps.
2. (a) and (b) have large difference in the values of $A_0$.
3. (c) and (d) differs mainly in $V_{os}$.

For the four cases presented in Fig. 3, the errors between op-amp nonlinear DC-gain curves from real op-amps and from our model range from 0.1% to 5%. This demonstrates that our model (1) – (3) is sufficiently general and accurate.

III. SDM DISTORTION DUE TO THE NONLINEAR DC-GAIN OF THE OPERATIONAL AMPLIFIER

In section II, we analyze the op-amp nonlinear DC-gain phenomenon, and obtain a nonlinear DC-gain model (1) – (3). In this section, based on the model (1) – (3), we want to derive a nonlinear distortion model for single-loop 2nd order SDM output distortions caused by nonlinear DC-gain in op-amps. Fig. 4 shows the block diagram of an ideal SDM. We will first discuss the property of $V_S$ which is the input to the first integrator. Then the transfer characteristics of the integrator are analyzed, based on which the SDM nonlinear DC-gain distortion model is derived. Distortion models for other SDM structures can be obtained following the approach in this section.

\[ x(n) \rightarrow V_s(n) \rightarrow z^{-1} \rightarrow V_o(n) \rightarrow z^{-1} \rightarrow y(n) \]

Fig. 4 Single-loop second-order \( \Sigma \Delta \) modulator

A. Properties of \( V_S \)

In Fig. 4, the SC integrator input \( V_S \) can be expressed as

\[
V_S(z) = (1 - z^{-2})X(z) - (1 - z^{-3})E(z)
\]

which includes the signal part and the noise part. The noise part can be ignored here. To analyze the signal part, with \( x(n) = A_{in} \sin(wnT) \), the inverse z-transform is performed on (4), and one obtains

\[
V_s(nT) = A_{in} \sin(wnT) - A_{in} \sin(w(n-2)T) \cdot u(w(n-2)T)
\]

\[
= -A_{in} \cdot \sin(\frac{2\pi}{OSR}) \cdot \cos(wnT)
\]

Then, the amplitude of \( V_s \) can be approximated as

\[
|A_{in}| = \left| V_S(2nT) \right| = \left| A_{in} \sin(2wnT) \right| \approx 2A_{in} \cdot w \cdot T
\]

B. Transfer Characteristics of the First Integrator

The sampling phase and integration phase of a switch capacitor integrator are shown in Fig. 5. In the following discussion, signals \( V_o((n+1/2)T) \), \( V_o((n-1/2)T) \) and \( V_s(nT) \) will be respectively denoted by \( V^+ \), \( V^- \) and \( V_s \). Suppose the settling problem is ignored, which requires separate treatment. Then, the sampling phase is ideal, and the input/output characteristics of the integration phase can be completely described by the following three equations

\[
A_s(V_o) = A_o(1 + q_2V_o^2 + q_4V_o^4)
\]

\[
V_o^+ = -A_s(V_o^+) \cdot V_s^+
\]

\[
C_i \cdot (V_o^+ - V_o^-) + C_i \cdot V_o^- = C_i \cdot (V_o^+ - V_o^-) + C_o \cdot V_s
\]

For the four cases presented in Fig. 3, the errors between op-amp nonlinear DC-gain curves from real op-amps and from our model range from 0.1% to 5%. This demonstrates that our model (1) – (3) is sufficiently general and accurate.

\[ A_s(V_o) = A_o(1 + q_2V_o^2 + q_4V_o^4) \] (7)

\[ V_o^+ = -A_s(V_o^+) \cdot V_s^+ \] (8)

\[ C_i \cdot (V_o^+ - V_o^-) + C_i \cdot V_o^- = C_i \cdot (V_o^+ - V_o^-) + C_o \cdot V_s \] (9)

Substituting (7) and (8) into (9), one obtains the following expression

\[
V_o^+ - V_o^- = K_s \cdot \left[ \left( q_2 \cdot (V_o^+)^2 + (V_o^+) \cdot (V_o^-) + (q_4 - q_2^2) \cdot (V_o^+) \right) + \left( q_2 \cdot (V_o^+) \cdot (V_o^-)^2 \right) + \left( q_2 \cdot (V_o^-)^2 \right) + (q_4 - q_2^2) \cdot (V_o^-) \right] + \cdots \frac{1}{A_0} \cdot V_s
\]

where $K_s$ is $C_i / C$. The problem with (10) is that the integrator output $V_s^+$ also appears at right-hand-side of (10). However, since $V_o^+$ can be shown to relate to $V_s$ in (5) as follows

\[
V_o^+ = \frac{1}{1 + K_s} \cdot \left[ \frac{3}{4} \cdot \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right] \cdot \sin(\frac{1.5708}{OSR}) \cdot \sin'(wnT)
\]

the $V_s^+$ and $V_s$ at right-hand-side of (10) can be substituted by (11) and (5), resulting in

\[
V_o^+ - V_o^- = K_s \cdot \left[ \left( q_2 \cdot (V_o^+) \cdot (V_o^-) + (q_4 - q_2^2) \cdot (V_o^+) \right) + \left( q_2 \cdot (V_o^+) \cdot (V_o^-)^2 \right) + \left( q_2 \cdot (V_o^-)^2 \right) + (q_4 - q_2^2) \cdot (V_o^-) \right] + \cdots \frac{1}{A_0} \cdot V_s
\]

where $K_s$ is $C_i / C$. The problem with (10) is that the integrator output $V_s^+$ also appears at right-hand-side of (10). However, since $V_o^+$ can be shown to relate to $V_s$ in (5) as follows

\[
V_o^+ = \frac{1}{1 + K_s} \cdot \left[ \frac{3}{4} \cdot \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right] \cdot \sin(\frac{1.5708}{OSR}) \cdot \sin'(wnT)
\]

the $V_s^+$ and $V_s$ at right-hand-side of (10) can be substituted by (11) and (5), resulting in

\[
V_s^+ = \frac{1}{1 + K_s} \cdot \left[ \frac{3}{4} \cdot \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right] \cdot \sin(\frac{1.5708}{OSR}) \cdot \sin'(wnT)
\]

\[
+ \left( \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right) \cdot \left( q_2 \cdot (V_o^+) \cdot (V_o^-) + (q_4 - q_2^2) \cdot (V_o^+) \right) + \cdots \frac{1}{A_0} \cdot V_s
\]

\[
+ \left( \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right) \cdot \left( q_2 \cdot (V_o^+) \cdot (V_o^-)^2 \right) + \cdots \frac{1}{A_0} \cdot V_s
\]

\[
+ \left( \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right) \cdot \left( q_2 \cdot (V_o^-)^2 \right) + \cdots \frac{1}{A_0} \cdot V_s
\]

\[
+ \left( \frac{K_s}{A_0} \cdot \frac{1}{1 + K_s} \cdot \frac{1}{A_0} \right) \cdot \left( q_2 \cdot (V_o^-) \right) + \cdots \frac{1}{A_0} \cdot V_s
\]

\[
\cdot \left( \frac{A_o \sin(wnT) - A_o \sin(w(n-2)T) \cdot u(n-2)T)}{A_o \sin(wnT)} \right)
\]

(12)
Equation (12) can be used to compute nonlinear DC-gain distortions appearing at 1\textsuperscript{st} integrator output.

C. Nonlinear DC-gain Distortions at SDM Output

It is known that if the gain of the 2\textsuperscript{nd} integrator equals one, i.e. $C_2/C_{12} = 1$, the same distortions appearing at 1\textsuperscript{st} integrator output would appear at SDM output. Otherwise, some modification is needed on distortions at SDM output. Suppose 2\textsuperscript{nd} integrator gain equals one. Then, the 3\textsuperscript{rd} harmonic magnitudes in DC-gain disrotions can be computed from (12) as follows

$$A_{3\text{in},3} = K_S - \frac{1}{A_0} 16 \left\{ \left[ -\frac{12}{4 - 4K_S} \right] \frac{\cot^2 \left( \frac{1.5708}{OSR} \right)}{A_0} + \frac{4}{4 - 4K_S} \right\} 

\frac{\left[ 1 + \frac{K_S}{A_0} \right]}{1 + \frac{K_S}{A_0}} \cdot A_{3\text{in},3}^2 \cdot A_m \cdot q_2 \left[ \frac{125}{4 - 4K_S} \right] \frac{\cot \left( \frac{1.5708}{OSR} \right)}{A_0} 

\frac{10}{(4 - 4K_S)^2} \frac{\cot \left( \frac{1.5708}{OSR} \right)}{A_0} \left[ 1 - \cos \left( \frac{2\pi}{OSR} \right) \right] 4 $$

$$A_{3\text{in},3} = K_S - \frac{1}{A_0} 16 \left\{ \left[ -\frac{12}{4 - 4K_S} \right] \frac{\cot^2 \left( \frac{1.5708}{OSR} \right)}{A_0} + \frac{4}{4 - 4K_S} \right\} 

\frac{\left[ 1 + \frac{K_S}{A_0} \right]}{1 + \frac{K_S}{A_0}} \cdot A_{3\text{in},3}^2 \cdot A_m \cdot q_2 \left[ \frac{125}{4 - 4K_S} \right] \frac{\cot \left( \frac{1.5708}{OSR} \right)}{A_0} 

\frac{10}{(4 - 4K_S)^2} \frac{\cot \left( \frac{1.5708}{OSR} \right)}{A_0} \left[ 1 - \cos \left( \frac{2\pi}{OSR} \right) \right] 4 $$

The forms for magnitudes of 5\textsuperscript{th} harmonics $A_{5\text{in},5}$ and $A_{5\text{in},5}$ can also be computed from (12), but are omitted here. Then the powers of the 3\textsuperscript{rd} and 5\textsuperscript{th} harmonic distortions are

$$HD_{3\text{NDDCG}}(dB) = 10 \log \left( \frac{A_{3\text{in},3}^2 + A_{3\text{in},3}^2}{2} \right)$$

$$HD_{5\text{NDDCG}}(dB) = 10 \log \left( \frac{A_{5\text{in},5}^2 + A_{5\text{in},5}^2}{2} \right)$$

Some quantitative investigation based on (13) – (16) shows that $A_0$ and OSR are the most influential parameters on SDM DC-gain distortions. Therefore, an interesting example about how (13) – (16) can be utilized is that if the four parameters are fixed at $A_0 = 1v$, $V_{os} = 0.8$, $C_2 = 1pF$ and $C_1 = 2pF$, then (13) – (16) can be employed to determine the minimum $A_0$ and OSR required so that the DC-gain distortion can be kept under certain value. The results are tabulated in TABLE II.

### TABLE II

<table>
<thead>
<tr>
<th>HD3 distortion power(dB)</th>
<th>HD5 distortion power(dB)</th>
<th>$A_0$</th>
<th>OSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>-70</td>
<td>-80</td>
<td>≥1000</td>
<td>≥16</td>
</tr>
<tr>
<td>-90</td>
<td>-100</td>
<td>≥3000</td>
<td>≥64</td>
</tr>
<tr>
<td>-110</td>
<td>-120</td>
<td>≥6400</td>
<td>≥256</td>
</tr>
</tbody>
</table>

Due to loop shaping, the DC-gain nonlinearity in the second integrator degrades the performance to a much lesser extent, allowing a more relaxed design [7]. Therefore, only the DC-gain distortion caused by first integrator is considered in this paper.

IV. TRANSISTOR LEVEL SIMULATION RESULT

The proposed model serves as a powerful tool for analyzing nonlinear DC-gain distortion for sigma delta modulators. In order to verify the accuracy of our model at transistor level, the circuit of a general integrator has been realized using classical two-stage architecture in Spice.

The specifications of the op-amp are $A_0 = 80dB$, $V_{os} = \pm 1.5V$, $K_S =1$, and the sinusoidal input frequency is 10kHz. Integrator output FFT is shown in Fig. 6. The total harmonic distortion (THD) is mainly determined by the third harmonic distortion (HD3) and the fifth harmonic distortion (HD5). It is indicated in Fig. 6 that HD3 and HD5 are -56.9dB and -67.3dB respective, and the HD3 and HD5 generated from our model are -63.9dB and -73.5978dB respective. The theoretical results and simulation results are close, and are listed in TABLE III.

![Spice simulation FFT Results with $K_S = 1$, $A_0 = 80dB$, $V_{os} = 1.5V$, and $f_{in} = 10kHz$](image-url)
TABLE III  
Comparison of theoretic result and Spice simulation  

<table>
<thead>
<tr>
<th></th>
<th>Theoretic (dB)</th>
<th>Spice simulation (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HD3</td>
<td>-63.9</td>
<td>-56.9</td>
</tr>
<tr>
<td>HD5</td>
<td>-73.5978</td>
<td>-67.3</td>
</tr>
</tbody>
</table>

V. BEHAVIOR MODEL SIMULATION RESULTS  

A. Behavior Model of Nonlinear DC-Gain  

We use a calculable behavior model to verify our SDM nonlinear DC-gain distortion model. The z-domain transfer function of a delayed integrator of sigma-delta modulator is

\[
H(z) = g \cdot \frac{z^{-1}}{1 - \alpha \cdot z^{-1}}
\]

where \( g \) and \( \alpha \) are the integrator gain and leakage [8].

B. Behavior Model of SDM with Nonlinear DC-Gain  

Then, one can place the nonlinear DC-gain behavior model (17) into the complete sigma delta modulator behavior simulation scheme. The diagram is shown in Fig. 7.

The behavior simulations are conducted for two different cases. The SDM output FFTs are shown in Fig. 8. The comparisons between simulation results and theoretical results are shown in TABLE IV. The results from both simulation cases are very close to those obtained from our DC-gain distortion model.

TABLE IV  
Comparison of theoretic result and Simulink simulation  

<table>
<thead>
<tr>
<th></th>
<th>Theoretic (dB)</th>
<th>Simulink (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A_{in} = 10180, ) ( V_{in} = 1.5 )</td>
<td>HD3 = -93.72</td>
<td>HD3 = -92.55</td>
</tr>
<tr>
<td></td>
<td>HD5 = -105.42</td>
<td>HD5 = -104.2</td>
</tr>
<tr>
<td>( A_{in} = 6819, ) ( V_{in} = 0.8 )</td>
<td>HD3 = -81.44</td>
<td>HD3 = -80.19</td>
</tr>
<tr>
<td></td>
<td>HD5 = -94.23</td>
<td>HD5 = -93.43</td>
</tr>
</tbody>
</table>

VI. CONCLUSION  

In this paper, we derive first the model for op-amp nonlinear DC-gain curves, and then the model for DC-gain distortion at SDM output. The nonlinear DC-gain curve model is never seen in literature before. It can be useful and important for both industrial and academia applications. The completeness and precision of our DC-gain distortion model are also new and important contributions. Both models are intensively verified by transistor-level and/or behavior simulations.

There are many different ways to apply the two models proposed in this paper, some of which have been suggested in section III. In particular, our models will be very useful in model-based \( \Sigma \Delta \) modulator design optimization. Behavior-simulation-based \( \Sigma \Delta \) modulator design optimization has been reported in [9]. In comparison, model-based optimization can be much faster and provide more insights about the system under design.

REFERENCES  


