標題: Integration schemes and enabling technologies for three-dimensional integrated circuits
作者: Chen, K. N.
Tan, C. S.
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
公開日期: 1-May-2011
摘要: Various integration schemes and key enabling technologies for wafer-level three-dimensional integrated circuits (3D IC) are reviewed and discussed. Stacking orientations (face up or face down), methods of wafer bonding (metallic, dielectric or hybrid), formation of through-silicon via (TSV) (via first, via middle or via last) and singulation level (wafer-to-wafer or chip-to-wafer) are options for 3D IC integration schemes. Key enabling technologies, such as alignment, Cu-Cu bonding and TSV fabrication, are described as well. Improved performance, such as lower latency and higher bandwidth, lower power consumption, smaller form factor, lower cost and heterogeneous integration of disparate functionalities, are made possible in the next generation of electronics products with the realisation of 3D IC.
URI: http://dx.doi.org/10.1049/iet-cdt.2009.0127
http://hdl.handle.net/11536/8920
ISSN: 1751-8601
DOI: 10.1049/iet-cdt.2009.0127
期刊: IET COMPUTERS AND DIGITAL TECHNIQUES
Volume: 5
Issue: 3
起始頁: 160
結束頁: 168
Appears in Collections:Articles


Files in This Item:

  1. 000290783100002.pdf