A High-Efficient Chip Implementation of Multi-Channel On-line Recursive Independent Component Analysis Processor for Portable Real-Time EEG Systems
|關鍵字:||線上遞迴;獨立成份分析;腦波訊號處理;藍牙傳輸;可攜式系統;數位信號處理;腦機介面;Online Recursive;Independent Component Analysis;EEG processing;Bluetooth Data Transmission;Portable System;Digital Signal Processing;Brain-Computer Interface|
線上遞迴獨立成份分析演算法 (ORICA) 被證實能進行有效的線上獨立成分分離，本論文針對應用於可攜式即時腦波系統，設計與實現高效率的多通道線上遞迴獨立成份分析處理晶片。由於可攜式儀器的基本需求即為低功率與低成本，多種設計技巧與最佳化規格分析如鏡像非線性查表單元與有效的ORICA訓練單元的設計、各計算單元間的管線排程與自動學習率機制皆被用來達成線上處理和降低功率消耗與硬體成本。此ORICA硬體設計已被整合至基於線上遞迴式獨立成分分析以及肌電雜訊自動去除機制之多通道腦波擷取系統晶片。此系統晶片設計由台積電90奈米製程下線。晶片的核心面積為1.44平方毫米。使用128 Hz的取樣頻率，晶片操作於50 MHz的工作頻率與1.0 V的核心電壓時，功率消耗為2.859毫瓦，並利用國家晶片中心提供的Agilent 93000 測試機台完成功能性測試。
Electroencephalogram (EEG) is a noninvasive tool for measuring the electrical activity in the brain, and to date has found many useful applications in the medical, consumer and entertainment industries. Since the EEG is the feeblest one of all physiological electrical signals usually contaminated by ocular artifacts (e.g. Eye-blink artifact and eye-movement artifact), the artifact removal techniques using independent component analysis (ICA) has been developed for a long time. Because of the compelling computation complexity of the ICA algorithm directly inherits from the possible dependency in each channel, applications that analyze EEG signals are usually heavily restricted by the off-line ICA computation. To achieve on-line ICA processing, the online recursive ICA algorithm is proposed, which has a fast convergence rate and a good steady state performance. Since real- time EEG systems, such as BCI with ICA computation is demanded to control an external device on-line and to monitor the biomedical signals, the low computation time is desired. On the other hand, due to the energy limitation of a portable device, the low-energy system is expected. In order to support the portable demand and achieve the on-line feedback, a low-energy and low computation-time ICA implementation is required. This thesis proposes a high-efficient chip implementation of multi-channel on-line recursive independent component analysis processor for portable real-time EEG systems. It uses both the low-power system-on-chip (SoC) technology and the effective system integration techniques to achieve a highly miniaturized low-power ORICA processor. The proposed design uses hardware parallelism and pipeline to achieve real-time processing and data handling. The proposed design also uses time-multiplexed design concept to fully use sharable hardware resources, parallel multipliers and adders, and a 256X32 bits memory. Moreover, the high efficiency ORICA weight training unit (ORICAWTU) with various design techniques like a kurtosis size decision, an optimized mirrored non-linear lookup unit and an automatic learning rate decision procedure and optimized specification analyses is designed to efficiently estimate unmixing weight. Therefore, hardware cost and power consumption can be narrowed down. All the computing engines adopt a hybrid format with fixed point and floating point to ensure the high accuracy during operation processing. The proposed ORICA processor is employed and integrated in the online recursive ICA based real-time multi-channel EEG acquisition system on chip design with automatic eye blink artifact rejection. The EEG acquisition system on chip design is fabricated using TSMC 90nm CMOS technology. The chip gate count, core area and operating frequency of the proposed ORICA processor are 0.269 million, 1200 x 1200 μm2 and up to 50MHz, respectively. The performance and processing results of the proposed design are also shown to reach 0.0078125 s latency after each EEG sample time. The chip is tested by Agilent 9300 and the power consumption is 2.859mW. The super-Gaussian random signals, the sub-Gaussian random signals and real EEG signals are applied to evaluate the performance of the designed processor. The proposed design can effectively separate the EEG signals. The average correlation coefficient between the random source signals and extracted ORICA signals for each 1s frame is over to 0.9. In real EEG separation, the result shows that the component of eye blink artifacts is exactly separated from the raw EEG signal, and component correlation between the on-line result and the off-line result achieves 0.9956. Although the performance of EEG signal with electrical noises is not really good, the electrical noises components are still separated from EEG signal. Over 0.85 average correlations between off-line result and the on-line processing using real EEG signals which contain electrical noises or eye-blink artifacts or stable without eye-blink artifacts is also demonstrated. Finally, a portable real-time EEG system based on the EEG acquisition system on chip design with automatic eye blink artifact rejection is also implemented. It comprises an 8 channel electrodes for EEG signal acquisition, the self-made PCB contained the proposed Chip, an ADS1298 chip, and the Bluetooth for signal processing and wireless transmission, and the friendly user interface based on the Android platform. It reduces the complexity of EEG system and provide a more accurate EEG information extraction to various EEG systems in real-time.
|Appears in Collections:||Thesis|