標題: SYSTOLIC BLOCK HOUSEHOLDER TRANSFORMATION FOR RLS ALGORITHM WITH 2-LEVEL PIPELINED IMPLEMENTATION
作者: LIU, KR
HSIEH, SF
YAO, K
電信工程研究所
Institute of Communications Engineering
公開日期: 1-Apr-1992
摘要: The QR decomposition, recursive least squares (QRD RLS) algorithm is one of the most promising RLS algorithms, due to its robust numerical stability and suitability for VLSI implementation based on a systolic array architecture. Up to now, among many techniques to implement the QR decomposition, only the Givens rotation and modified Gram-Schmidt methods have been successfully applied to the development of the QRD RLS systolic array. It is well known that Householder transformation (HT) outperforms the Givens rotation method under finite precision computations. Presently, there is no known technique to implement the HT on a systolic array architecture. In this paper, we propose a systolic block Householder transformation (SBHT) approach, to implement the HT on a systolic array as well as its application to the RLS algorithm. Since the data is fetched in a block manner, vector operations are in general required for the vectorized array. However, a modified HT algorithm permits a two-level pipelined implementation of the SBHT systolic array at both the vector and word levels. The throughput rate can be as fast as that of the Givens rotation method. Our approach makes the HT amenable for VLSI implementation as well as applicable to real-time high throughput applications of modern signal processing. The constrained RLS problem using the SBHT RLS systolic array is also considered in this paper.
URI: http://dx.doi.org/10.1109/78.127965
http://hdl.handle.net/11536/3462
ISSN: 1053-587X
DOI: 10.1109/78.127965
期刊: IEEE TRANSACTIONS ON SIGNAL PROCESSING
Volume: 40
Issue: 4
起始頁: 946
結束頁: 958
Appears in Collections:Articles


Files in This Item:

  1. A1992HL59000019.pdf