標題: On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture
作者: Tuan, JC
Chang, TS
Jen, CW
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: architecture;block matching;memory management;motion estimation;video coding
公開日期: 1-Jan-2002
摘要: This work explores the data reuse properties of full-search block-matching (FSBM) for motion estimation (NEE) and associated architecture designs, as well as memory bandwidth requirements. Memory bandwidth in high-quality video is a major bottleneck to designing an implementable architecture because of large frame size and search range. First, memory bandwidth in ME is analyzed and the problem is solved by exploring data reuse. Four levels are defined according to the degree of data reuse for previous frame access. With the highest level of data reuse, one-access for frame pixels is achieved. A scheduling strategy is also applied to data reuse of ME architecture designs and a seven-type classification system is developed that can accommodate most published ME architectures. This classification can simplify the work of designers in designing more cost-effective ME architectures, while simultaneously minimizing memory bandwidth. Finally, a FSBM architecture suitable for high quality HDTV video with a minimum memory bandwidth feature is proposed. Our architecture is able to achieve 100% hardware efficiency while preserving minimum I/O pin count, low local memory size, and bandwidth.
URI: http://dx.doi.org/10.1109/76.981846
http://hdl.handle.net/11536/29135
ISSN: 1051-8215
DOI: 10.1109/76.981846
期刊: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY
Volume: 12
Issue: 1
起始頁: 61
結束頁: 72
Appears in Collections:Articles


Files in This Item:

  1. 000173716500006.pdf