標題: Motion estimation using MSD-first processing
作者: Su, CL
Jen, CW
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
公開日期: 1-Apr-2003
摘要: A new most-significant-digit-first (MSD-first) motion estimation (ME) algorithm based on online arithmetic is proposed in the paper, together with its associated architecture. High-performance ME architectures are crucial for high-quality video applications with high resolution and frame rate, such as HDTV, DVD-video recorders and digital camcorders. The proposed algorithm decomposes the summation of absolute difference (SAD) and the comparison operations of full search block matching (FSBM) into digit level. The digit-level comparisons are interleaved into the separated SAD operations to distinguish the motion vector (MV) as early as possible. It operates in the MSD-first manner and eliminates redundant operations for less significant digits, while still extracting the exact MV of the selected search algorithm. The authors also demonstrate the online arithmetic designs for SAD and comparison, which are two primitive operations in the proposed algorithm. The proposed method saves 47.4% to 64.3% SAD computations of FSBM. In the implementation, a 4 x 4 array processor of the proposed ME using online arithmetic has a 2.84 ns critical path and 1510 gates with 0.35 mum 1P4 M CMOS cell library. It supports 83 mega 4 x 4 block matching per second and also reduces the ME operations of other fast search algorithms.
URI: http://dx.doi.org/10.1049/ip-cds:20030332
http://hdl.handle.net/11536/28011
ISSN: 1350-2409
DOI: 10.1049/ip-cds:20030332
期刊: IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS
Volume: 150
Issue: 2
起始頁: 124
結束頁: 133
Appears in Collections:Articles


Files in This Item:

  1. 000183155500007.pdf