Title: Reduction of current mismatching in the switches-in-source CMOS charge pump
Authors: Shiau, Miin-Shyue
Hsu, Heng-Shou
Cheng, Ching-Hwa
Weng, Hsiu-Hua
Wu, Hong-Chong
Liu, Don-Gey
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
Keywords: Phase-lock loop;Charge pump;Current mismatch
Issue Date: 1-Dec-2013
Abstract: In this paper, the charge pump (CP) based on a switches-in-source architecture is to be improved by gain-boosting amplifiers for phase-locked loops (PLLs). In our design, two differential amplifiers were employed in this CP to reduce the effect of the channel length modulation in MOS transistors. As a result, the up and down currents will be rather independent of the output voltage transformed by the capacitive low pass filter (LPF). This circuit was implemented using TSMC 0.18-mu m CMOS technology and was investigated at a power supply of 1.8 V. The measured mismatch was less than 1% for the output voltage ranging from 0.4 to 1.4 V. This result is lower than that of the dynamic current-matching CP with feedback tuning on the same architecture. A comparison will be presented and discussed. (C) 2013 Elsevier Ltd. All rights reserved.
URI: http://dx.doi.org/10.1016/j.mejo.2013.08.019
http://hdl.handle.net/11536/23432
ISSN: 0026-2692
DOI: 10.1016/j.mejo.2013.08.019
Journal: MICROELECTRONICS JOURNAL
Volume: 44
Issue: 12
Begin Page: 1296
End Page: 1301
Appears in Collections:Articles


Files in This Item:

  1. 000329267500031.pdf