Title: Escaped Boundary Pins Routing for High-Speed Boards
Authors: Chin, Ching-Yu
Kuan, Chung-Yi
Tsai, Tsung-Ying
Chen, Hung-Ming
Kajitani, Yoji
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
Keywords: Length matching;printed circuit board (PCB);route
Issue Date: 1-Mar-2013
Abstract: Routing for high-speed boards is still achieved manually today. There have recently been some related works to solve this problem; however, a more practical problem has not been addressed. Usually, the packages or components are designed with or without the requirement from board designers, and the boundary pins are usually fixed or advised to follow when the board design starts. In this paper, we describe this fixed ordering boundary pin routing problem, and propose a practical approach to solve it. Not only do we provide a way to address, we also further plan the wires in a better way to preserve the precious routing resources in the limited number of layers on the board, and to effectively deal with obstacles. Our approach has different features compared with the conventional shortest-path-based routing paradigm. In addition, we consider length-matching requirements and wire shape resemblance for high-speed signal routes on board. Our results show that we can utilize routing resources very carefully, and can account for the resemblance of nets in the presence of the obstacles. Our approach is workable for board buses as well.
URI: http://dx.doi.org/10.1109/TCAD.2012.2221714
http://hdl.handle.net/11536/21177
ISSN: 0278-0070
DOI: 10.1109/TCAD.2012.2221714
Journal: IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Volume: 32
Issue: 3
Begin Page: 381
End Page: 391
Appears in Collections:Articles


Files in This Item:

  1. 000315481000005.pdf