Title: An all-digital phase-locked loop with high-resolution for SoC applications
Authors: Sheng, Duo
Chung, Ching-Che
Lee, Chen-Yi
Department of Electronics Engineering and Institute of Electronics
Issue Date: 2006
Abstract: In this paper, we propose a very high-resolution all-digital phase-locked loop (ADPLL), which is designed with the cell library and described by Hardware Description Language (HDL). The proposed ADPLL uses a novel digitally controlled oscillator (DCO) to achieve 1.06ps resolution and the proposed DCO can extend the controllable range easily. The dead zone of the proposed phase/frequency detector (PFD) is 5ps. The proposed ADPLL can be easily ported to different process as a soft intellectual property (IP) block, making it very suitable for System-On-Chip (SoC) and system-level applications.
URI: http://hdl.handle.net/11536/17504
ISBN: 1-4244-0179-8
Journal: 2006 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), Proceedings of Technical Papers
Begin Page: 207
End Page: 210
Appears in Collections:Conferences Paper