Browsing by Author Yang, CT

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 17 of 17
Issue DateTitleAuthor(s)
2005An efficient network information model using NWS for grid computing environmentsYang, CT; Shih, PC; Chen, SY; Shih, WC; 資訊工程學系; Department of Computer Science
1996An expert system for selecting and sequencing wastewater treatment processesYang, CT; Kao, JJ; 交大名義發表; 環境工程研究所; National Chiao Tung University; Institute of Environmental Engineering
1997A fuzzy inductive learning algorithm for parallel loop schedulingTsai, CJ; Tseng, SS; Wang, CH; Yang, CT; Jiang, MF; 交大名義發表; 資訊工程學系; National Chiao Tung University; Department of Computer Science
2005A hybrid parallel loop scheduling scheme on grid environmentsShih, WC; Yang, CT; Tseng, SS; 資訊工程學系; Department of Computer Science
2005A hybrid parallel loop scheduling scheme on heterogeneous PC clustersShih, WC; Yang, CT; Chen, PI; Tseng, SS; 資訊工程學系; Department of Computer Science
1-Mar-2000An intelligent parallel loop scheduling for parallelizing compilersFann, YW; Yang, CT; Tseng, SS; Tsai, CJ; 資訊工程學系; Department of Computer Science
1998IPLS: An intelligent parallel loop scheduling for multiprocessor systemsFann, YW; Yang, CT; Tsai, CJ; Tseng, SS; 資訊工程學系; Department of Computer Science
2006A performance-based approach to dynamic workload distribution for master-slave applications on grid environmentsShih, WC; Yang, CT; Tseng, SS; 資訊工程學系; Department of Computer Science
2005A performance-based parallel loop self-scheduling on grid computing environmentsShih, WC; Yang, CT; Tseng, SS; 資訊工程學系; Department of Computer Science
1996PPD: A practical parallel loop detector for parallelizing compilersWu, CT; Yang, CT; Tseng, SS; 資訊工程學系; Department of Computer Science
1-Nov-1996PPD: A practical parallel loop detector for parallelizing compilers on multiprocessor systemsYang, CT; Wu, CT; Tseng, SS; 交大名義發表; 資訊工程學系; National Chiao Tung University; Department of Computer Science
1-Nov-1996PPD: A practical parallel loop detector for parallelizing compilers on multiprocessor systemsYang, CT; Wu, CT; Tseng, SS; 資訊工程學系; Department of Computer Science
1-Jul-1997Quasi-two-dimensional simulation of scour and deposition in alluvial channelsLee, HY; Hsieh, HM; Yang, JC; Yang, CT; 土木工程學系; Department of Civil Engineering
1-Feb-1999Quasi-two-dimensional simulation of scour and deposition in alluvial channels - ClosureLee, HY; Hsieh, HM; Yang, JC; Yang, CT; 土木工程學系; Department of Civil Engineering
2004Study of feasibility and mechanical properties for producing high-flowing concrete with recycled coarse aggregatesJau, WC; Fu, CW; Yang, CT; 土木工程學系; Department of Civil Engineering
1-Mar-2001Using knowledge-based systems for research on parallelizing compilersYang, CT; Tseng, SS; Fann, YW; Tsai, TK; Hsieh, MH; Wu, CT; 資訊工程學系; Department of Computer Science
1-May-1997Using knowledge-based techniques on loop parallelization for parallelizing compilersYang, CT; Tseng, SS; Chuang, CD; Shih, WC; 資訊工程學系; Department of Computer Science