Browsing by Author Lin, Geeng-Lih

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 3 to 7 of 7 < previous 
Issue DateTitleAuthor(s)
2015Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD ProtectionLiao, Seian-Feng; Tang, Kai-Neng; Ker, Ming-Dou; Yeh, Jia-Rong; Chiou, Hwa-Chyi; Huang, Yeh-Jen; Tsai, Chun-Chien; Jou, Yeh-Ning; Lin, Geeng-Lih; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2007The impact of high-voltage drift n-well and shallow trench isolation layouts on electrical characteristics of LDMOSFETsHuang, C. T.; Tsui, Bing-Yue; Liu, Hsu-Ju; Lin, Geeng-Lih; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2009Improvement on ESD Robustness of Lateral DMOS in High-Voltage CMOS ICs by Body Current InjectionChen, Wen-Yi; Ker, Ming-Dou; Jou, Yeh-Ning; Huang, Yeh-Jen; Lin, Geeng-Lih; 電機學院; College of Electrical and Computer Engineering
2008Measurement on Snapback Holding Voltage of High-Voltage LDMOS for Latch-up ConsiderationChen, Wen-Yi; Ker, Ming-Dou; Huang, Yeh-Jen; Jou, Yeh-Ning; Lin, Geeng-Lih; 電機學院; College of Electrical and Computer Engineering
2015Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free ImmunityTang, Kai-Neng; Liao, Seian-Feng; Ker, Ming-Dou; Chiou, Hwa-Chyi; Huang, Yeh-Jen; Tsai, Chun-Chien; Jou, Yeh-Ning; Lin, Geeng-Lih; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics