Browsing by Author Lee, Yao-Jen

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 21 to 40 of 77 < previous   next >
Issue DateTitleAuthor(s)
Jul-2016Experimental Realization of a Ternary-Phase Alloy Through Microwave-Activated Annealing for Ge Schottky pMOSFETsHsu, Chung-Chun; Chi, Wei-Chun; Tsai, Yi-He; Chou, Chen-Han; Chen, Che-Wei; Chien, Hung-Pin; Chuang, Shang-Shiun; Luo, Guang-Li; Lee, Yao-Jen; Chien, Chao-Hsin; 材料科學與工程學系; 電子工程學系及電子研究所; Department of Materials Science and Engineering; Department of Electronics Engineering and Institute of Electronics
2007Fabrication and characterization of excimer laser crystallized double-gate low-temperature poly-silicon thin film transistorsTsai, Chun-Chien; Wei, Kai-Fang; Lee, Yao-Jen; Lee, I-Che; Chen, Hsu-Hsin; Wang, Jyh-Liang; Chen, Hsai-Wei; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
14-Oct-2009Fluorescence signals of quantum dots influenced by spatially controlled array structuresChou, J. W.; Lin, K. C.; Tang, Y. T.; Hsueh, F. K.; Lee, Yao-Jen; Luo, C. W.; Chen, Y. N.; Yuan, C. T.; Shih, Hsun-Chuan; Fan, W. C.; Lin, M. C.; Chou, W. C.; Chuu, D. S.; 電子物理學系; Department of Electrophysics
2015High Performance Poly Si Junctionless Transistors with Sub-5nm Conformally Doped Layers by Molecular Monolayer Doping and Microwave Incorporating CO2 Laser Annealing for 3D Stacked ICs ApplicationsLee, Yao-Jen; Cho, Ta-Chun; Sung, Po-Jung; Kao, Kuo-Hsing; Hsueh, Fu-Kuo; Hou, Fu-Ju; Chen, Po-Cheng; Chen, Hsiu-Chih; Wu, Chien-Ting; Hsu, Shu-Han; Chen, Yi-Ju; Huang, Yao-Ming; Hou, Yun-Fang; Huang, Wen-Hsien; Yang, Chih-Chao; Chen, Bo-Yuan; Lin, Kun-Lin; Chen, Min-Cheng; Shen, Chang-Hong; Huang, Guo-Wei; Huang, Kun-Ping; Current, Michael I.; Li, Yiming; Samukawa, Seiji; Wu, Wen-Fa; Shieh, Jia-Min; Chao, Tien-Sheng; Yeh, Wen-Kuan; 電子物理學系; 電機學院; Department of Electrophysics; College of Electrical and Computer Engineering
2011High Tensile Stress with Minimal Dopant Diffusion by Low Temperature Microwave AnnealLee, Yao-Jen; Lu, Yu-Lun; Mu, Zheng-Chang; Hsueh, Fu-Kuo; Chao, Tien-Sheng; Wu, Ching-Yi; 電子物理學系; Department of Electrophysics
1-Jan-2018High-conductance Two-dimensional 1T '-MoTe2 Synthesized by SputteringHuang, Jyun-Hong; Hsu, Hao-Hua; Lee, Yao-Jen; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jan-2016High-Performance Schottky Contact Quantum-Well Germanium Channel pMOSFET With Low Thermal Budget ProcessHsu, Chung-Chun; Tsai, Yi-He; Chen, Che-Wei; Li, Jyun-Han; Lin, Yu-Hsien; Lee, Yao-Jen; Luo, Guang-Li; Chien, Chao-Hsin; 材料科學與工程學系; 電子工程學系及電子研究所; Department of Materials Science and Engineering; Department of Electronics Engineering and Institute of Electronics
1-Nov-2007High-performance short-channel double-gate low-temperature polysilicon thin-film transistors using excimer laser crystallizationTsai, Chun-Chien; Wei, Kai-Fang; Lee, Yao-Jen; Chen, Hsu-Hsin; Wang, Jyh-Liang; Lee, I-Che; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Mar-2008High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallizationTsai, Chun-Chien; Lee, Yao-Jen; Wang, Jyh-Liang; Wei, Kai-Fang; Lee, I-Che; Chen, Chih-Chung; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-May-2017High-Performance Uniaxial Tensile Strained n-Channel JL SOI FETs and Triangular JL Bulk FinFETs for Nanoscaled ApplicationsSung, Po-Jung; Cho, Ta-Chun; Hou, Fu-Ju; Hsueh, Fu-Kuo; Chung, Sheng-Ti; Lee, Yao-Jen; Current, Michael I.; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
25-Apr-2014Homogeneous barrier modulation of TaOx/TiO2 bilayers for ultra-high endurance three-dimensional storage-class memoryHsu, Chung-Wei; Wang, Yu-Fen; Wan, Chia-Chen; Wang, I-Ting; Chou, Chun-Tse; Lai, Wei-Li; Lee, Yao-Jen; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2014Hybrid Si/TMD 2D Electronic Double Channels Fabricated Using Solid CVD Few-Layer-MoS2 Stacking for V-th Matching and CMOS-Compatible 3DFETsChen, Min-Cheng; Lin, Chia-Yi; Li, Kai-Hsin; Li, Lain-Jong; Chen, Chang-Hsiao; Chuang, Cheng-Hao; Lee, Ming-Dao; Chen, Yi-Ju; Hou, Yun-Fang; Lin, Chang-Hsien; Chen, Chun-Chi; Wu, Bo-Wei; Wu, Cheng-San; Yang, Ivy; Lee, Yao-Jen; Yeh, Wen-Kuan; Wang, Tahui; Yang, Fu-Liang; Hu, Chenming; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2007Impacts of a buffer layer and hi-wafers on the performance of strained-channel NMOSFETs with SiN capping layerTsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Wan, Chia-Chen; Hsueh, Fu-Kuo; Lin, Horng-Chih; Chao, Tien-Sheng; Huang, Tiao-Yuan; 物理研究所; 電子工程學系及電子研究所; Institute of Physics; Department of Electronics Engineering and Institute of Electronics
1-Oct-2008Impacts of a buffer layer and hydrogen-annealed wafers on the performance of strained-channel nMOSFETs with SiN-capping layerTsai, Tzu-I; Lin, Horng-Chih; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Hsueh, Fu-Kuo; Chao, Tien-Sheng; Huang, Tiao-Yuan; 電子物理學系; 電子工程學系及電子研究所; Department of Electrophysics; Department of Electronics Engineering and Institute of Electronics
19-Mar-2007Impacts of a polycrystalline-silicon buffer layer on the performance and reliability of strained n-channel metal-oxide-semiconductor field-effect transistors with SiN cappingLu, Ching-Sen; Lin, Horng-Chih; Huang, Jian-Ming; Lee, Yao-Jen; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Apr-2007Impacts of low-pressure chemical vapor deposition-SiN capping layer and lateral distribution of interface traps on hot-carrier stress of n-channel metal-oxide-semiconductor field-effect-transistorsLu, Ching-Sen; Lin, Horng-Chih; Huang, Jian-Ming; Lu, Chia-Yu; Lee, Yao-Jen; Huang, Tiao-Yuan; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2007Impacts of precursor flow rate and temperature of PECVD-SiN capping films on strained-channel NMOSFETsLu, Ching-Sen; Lin, Horng-Chih; Lee, Yao-Jen; Huang, Tiao-Yuan; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Mar-2007Impacts of SiN-capping layer on the device characteristics and hot-carrier degradation of nMOSFETsLu, Chia-Yu; Lin, Horng-Chih; Lee, Yao-Jen; Shie, Yu-Lin; Chao, Chih-Cheng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Nov-2015Impacts of the Shell Doping Profile on the Electrical Characteristics of Junctionless FETsKumar, Malkundi Puttaveerappa Vijay; Hu, Chia-Ying; Kao, Kuo-Hsing; Lee, Yao-Jen; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
2007Improved hot carrier reliability in strained-channel NMOSFETS with TEOS buffer layerLu, Ching-Sen; Lin, Horng-Chih; Lee, Yao-Jen; Huang, Tiao-Yuan; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics