Browsing by Author Chang, HH

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 3 to 18 of 18 < previous 
Issue DateTitleAuthor(s)
1-Oct-1998A 723-MHz 17.2-mW CMOS programmable counterChang, HH; Wu, JC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Sep-1996Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASICKer, MD; Wu, CY; Cheng, T; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Sep-1996Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASICKer, MD; Wu, CY; Cheng, T; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Mar-2000Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup dangerKer, MD; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Apr-1996Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSIKer, MD; Wu, CY; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2000Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applicationsKer, MD; Chen, TY; Wu, CY; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Feb-1999Design of dynamic-floating-gate technique for output ESD protection in deep-submicron CMOS technologyChang, HH; Ker, MD; Wu, JC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1995Efficient layout style of cmos output buffer to improve driving capability of low-voltage submicron cmos IC'sKer, MD; Wu, CY; Cheng, T; Chang, HH; Wu, MJN; Yu, TL; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Aug-2000ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applicationsKer, MD; Chen, TY; Wu, CY; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jan-1997A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC'sKer, MD; Chang, HH; Wu, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Sep-1998Improved output ESD protection by dynamic gate floating designChang, HH; Ker, MD; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2000New diode string design with very low leakage current for using in power supply ESD clamp circuitsKer, MD; Lo, WY; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Mar-1999New layout design for submicron CMOS output transistors to improve driving capability and ESD robustnessKer, MD; Chen, TY; Chang, HH; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Dec-2000Optimization of parameter design: an intelligent approach using neural network and simulated annealingSu, CT; Chang, HH; 工業工程與管理學系; Department of Industrial Engineering and Management
1-Sep-2000Parameter design optimization via neural network and genetic algorithmSu, CT; Chiu, CC; Chang, HH; 工業工程與管理學系; Department of Industrial Engineering and Management
1-Dec-2005Topology-aided cross-layer fast handoff designs for IEEE 802.11/Mobile IP environmentsTseng, CC; Yen, LH; Chang, HH; Hsu, KC; 交大名義發表; National Chiao Tung University