

References

Chapter 1


- [1.1] S. Lai, Future Trends of Nonvolatile Memory Technology, December 2001.
- [1.2] S. Aritome, IEEE IEDM Tech. Dig., 2000, p.763.
- [1.3] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells —An overview" *Proc. IEEE*, vol. 85, pp. 1248–1271, Aug. 1997.
- [1.4] Roberto Bez, Emilio Camerlenghi, Alberto Modelli, and Angelo Visconti, "Introduction to Flash Memory" *Proc. IEEE*, vol. 91, NO.4, April 2003.
- [1.5] D. Kahng and S. M. Sze, "A floating gate and its application to memory device s", *Bell Syst. Tech*, 46, 1288 (1967).
- [1.6] J. D. Blauwe, "Nanocrystal nonvolatile memory devices", *IEEE Transaction on Nanotechnology*, 1, 72 (2002).
- [1.7] M. H. White, Y. Yang, A. Purwar, and M. L. French, " A low voltage SONOS nonvolatile semiconductor memory technology", *IEEE Int'l Nonvolatile Memory Technology Conference*, 52 (1996).
- [1.8] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS," *IEEE circuits & devices*, 16, 22 (2000).
- [1.9] H. E. Maes, J. Witters, and G. Groeseneken, *Proc. 17 European Solid State Devices Res. Conf. Bologna 1987*, 157 (1988).
- [1.10] S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, " Volatile and non-volatile memories in silicon with nano-crystal storage", *IEEE Int. Electron Devices Meeting Tech. Dig.*, 521 (1995).
- [1.11] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, " Room temperature operation of a quantum-dot flash memory", *IEEE Electron Device Lett.*, 18, 278 (1997).
- [1.12] Y. C. King, T. J. King, and C. Hu, "MOS memory using germanium nanocrystals formed by thermal oxidation of $\text{Si}_{1-x}\text{Ge}_x$ ", *IEEE Int. Electron Devices Meeting Tech. Dig.*, 115 (1998).
- [1.13] H.A.R. Wegener, A.J. Lincoln, H.C. Pao, M.R. O'Connell, and R.E. Oleksiak, The variable threshold transistor, a new electrically alterable, non-destructive

- read-only storage device,” *IEEE IEDM Tech. Dig.*, Washington, D.C., 1967.
- [1.14] T.Y.Chan, K.K.Young and C.Hu, “A true single-transistor oxide-nitride-oxide EEPROM device”. *IEEE Electron Device Letters*, vol.8, no.3, pp.93-95, 1987.
- [1.15] M.K. Cho and D.M.Kim, “High performance SONOS memory cells free of drain turn-on and over-erase: compatibility issue with current flash technology”, *IEEE Electron Device Letters*, pp.399-401, Vol.21, No.8, 2000.
- [1.16] I. Fijiwara, H.Aozasa, K.Nomoto, S.Tanaka and T.Kobayashi, “ High speed program/erase sub 100nm MONOS memory cell”, *Proc. 18th Non-Volatile Semiconductor Memory Workshop*, p. 75, 2001.
- [1.17] H. Reisinger, M. Franosch, B. Hasler, and T. Bohm, *Symp. on VLSI Tech. Dig.*, 9A-2, 113 (1997).
- [1.18] C. Tung-Sheng, W. Kuo-Hong, C. Hsien, and K. Chi-Hsing, “Performance improvement of SONOS memory by bandgap engineering of charge-trapping layer”, *IEEE Electron Device Lett.*, vol. 25, no. 3, pp.205–207, Mar. 2004.
- [1.19] Y. N. Tan, W. K. Chim, and B. J. Cho, W. K. Choi, “Over-Erase Phenomenon in SONOS-Type Flash Memory and its Minimization Using a Hafnium Oxide Charge Storage Layer”, *IEEE Transactions on Electron Devices*, vol.51, no.7, July 2004.
- [1.20] Min She, Hideki Takeuchi, and Tsu-Jae King, “Silicon-Nitride as a Tunnel Dielectric for Improved SONOS-Type Flash Memory”, *IEEE Electron Device Letters*, vol. 24, no. 5, MAY 2003.
- [1.21] Chang-Hyun Lee, Kyu-Charn Park, and Kinam Kim, “Charge-trapping memory cell of SiO₂/SiN/high-*k* dielectric Al₂O₃ with TaN metal gate for suppressing backward-tunneling effect”, *Applied Physics Letters* 87, 073510 (2005)
- [1.22] Shih-Ching Chen, Ting-Chang Chang, Po-Tsun Liu, Yung-Chun Wu, and Ping-Hung Yeh, “Nonvolatile polycrystalline silicon thin-film-transistor memory with oxide/nitride/oxide stack gate dielectrics and nanowire channels”, *Applied Physics Letters* 90, 122111 (2007)
- [1.23] Peiqi Xuan, Min She, Bruce Harteneck, Alex Liddle, Jefkey Bokor, and Tsu-Jae King, “FinFET SONOS Flash Memory for Embedded Applications”, *IEEE IEDM* 609-612 (2003).
- [1.24] Tzu-Hsuan Hsu, Hang Ting Lue, Ya-Chin King, Jung-Yu Hsieh, Erh-Kun Lai,

- Kuang-Yeu Hsieh, and Chih-Yuan Lu, “A High-Performance Body-Tied FinFET Bandgap Engineered SONOS (BE-SONOS) for NAND-Type Flash Memory”, IEEE Electron Device Letters, vol. 28, no. 5, MAY 2007.
- [1.25] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and Doug Buchanan, IEDM Tech. Dig., p.521 (1995)
- [1.26] J De Blauwe, “Nanocrystal nonvolatile memory devices”, IEEE Trans. Nanotechnol, 2002.
- [1.27] R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, IEEE Trans. Electron Devices **49**, 1392 (2002).
- [1.28] Y. C. King, T. J. King, and C. Hu, IEEE Trans. Electron Devices **48**, 696 (2001)
- [1.29] Y. Shi *et al.*, in Proceedings of the First Joint Symposium on Opto- and Microelectronic Devices and Circuits, 2000, pp. 142 –145.
- [1.30] H. G. Yang, Y. Shi, S. L. Gu, B. Shen, P. Han, R. Zhang, and Y. D. Zhang, Microelectron. J. **34**, 71 (2003).
- [1.31] Zengtao Liu, Chungho Lee, Venkat Narayanan, Gen Pei, and Ed win Chihchuan Kan, “Metal Nanocrystal Memories—Part I: Device Design and Fabrication”, IEEE Trans. Electron Devices, VOL. 49, NO. 9, SEPTEMBER 2002 .
- [1.32] Chungho Lee, Udayan Ganguly, Venkat Narayanan, and Tuo-Hung Hou, “Asymmetric Electric Field Enhancement in Nanocrystal Memories”, IEEE Electron Electron Letters, vol. 26, NO. 12, DECEMBER 2005.
- [1.33] Jong Jin Leea, Yoshinao Harada Jung, Woo Pyun, and Dim-Lee Kwong “Nickel nanocrystal formation on HfO₂ dielectric for nonvolatile memory device applications”, Applied Physics Letters 86, 103505 (2005)
- [1.34] Wei-Ren Chen, Ting-Chang Chang, Po-Tsun Liu, Po-Sun Lin, Chun-Hao Tu, and Chun-Yen Chang “Formation of stacked Ni silicide nanocrystals for nonvolatile memory application”, Applied Physics Letters 90, 112108 (2007)
- [1.35] S. K. Samanta, Won Jong Yoo, and Ganesh Samudra, “Tungsten nanocrystals embedded in high-*k* materials for memory application”, Applied Physics Letters 87, 113110 (2005)
- [1.36] S. K. Samanta, P. K. Singh, Won Jong Yoo, Ganesh Samudra , and Yee-Chia Yeo, “Enhancement of Memory Window in Short Channel Non-Volatile Memory

- Devices Using Double Layer Tungsten Nanocrystals”, IEEE (2005)
- [1.37] Shan Tang, Chuanbin Mao, Yueran Liu, and Sanjay K. Banerjee “Protein-Mediated Nanocrystal Assembly for Flash Memory Fabrication”, IEEE Trans. on Electron Letters, vol. 54, no. 3, March 2007.
- [1.38] L. Guo, E. Leobandung, and S. Y. Chou, “Si single -electron MOS memory with nanoscale floating-gate and narrow channel,” in *Int. Electron Devices Meeting Tech. Dig.*, 1996, pp. 955–956.
- [1.39] N. Takahashi, H. Ishikuro, and T. Hiramoto, “A directional current switch using silicon electron transistors controlled by charge injection into silicon nano-crystal floating dots,” in *Int. Electron Devices Meeting Tech. Dig.*, 1999, pp. 371–374.
- [1.40] J. Wahl, H. Silva, A. Gokirmak, A. Kumar, J. J. Welser, and S. Tiwari, “Write, erase and storage times in nanocrystal memories and the role of interface states,” in *Int. Electron Devices Meeting Tech. Dig.*, 1999, pp. 375–378.

Chapter 2

- 
- [2.1] Chih-Yuan and Chin-Chieh Yeh, “Advanced Non-Volatile Memory Devices with Nano-Technology”, *Invited Talk for 15th International Conference on Ion Implantation Technology, 2004.*
- [2.2] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Proceedings of The IEEE, 85, 1248 (1997)
- [2.3] M. Woods, Nonvolatile Semiconductor Memories: Technologies, Design, and Application, C. Hu, Ed. New York: IEEE Press, (1991) ch. 3, p.59.
- [2.4] T. Ohnakado, H. Onoda, O. Sakamoto, K. Hayashi, N. Nishioka, H. Takada, K. Sugahara, N. Ajika and S. Satoh, “Device characteristics of 0.35 μm P-channel DINOR flash memory using band-to-band tunneling-induced hot electron (BBHE) programming”, *IEEE Trans. Electron Devices*, Vol. 46, pp. 1866-1871, 1999.
- [2.5] J. Bu, M. H. White, Solid-State Electronics., 45, 113 (2001)
- [2.6] M. L. French, M. H. White., Solid-State Electron., p.1913 (1995)
- [2.7] M. L. French, C. Y. Chen, H. Sathianathan, M. H. White., IEEE Trans Comp Pack and Manu Tech part A., 17, 390 (1994)
- [2.8] Y. S. Hisamune, K. Kanamori, T. Kubota, Y. Suzuki, M. Tsukiji, E. Hasegawa, A.

- Ishitani, and T. Okazawa, IEDM Tech. Dig., p.19 (1993)
- [2.9] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, IEEE Transactions of Electron Devices., 49, 1606 (2002)
- [2.10] J. Moll, Physics of Semiconductors. New York: McGraw-Hill, (1964)
- [2.11] M. Lezlinger and E. H. Snow, J. Appl. Phys., 40, 278 (1969)
- [2.12] Christer Sevensson and Ingemar Lundstrom, J. Appl. Phys., 44, 4657 (1973)
- [2.13] P. E. Cottrell, R. R. Troutman, and T. H. Ning, IEEE J. Solid -State Circuits, 14, 442 (1979)
- [2.14] C. Hu, IEDM Tech. Dig., p.22. (1979)
- [2.15] S. Tam, P. K. Ko, C. Hu, and R. Muller, IEEE Trans. Elec. Dev., 29, 1740 (1982)
- [2.16] I. C. Chen, C. Kaya, and J. Paterson, IEDM Tech. Dig., p.263 (1989)
- [2.17] I. C Chen, D. J. Coleman, and C. W. Teng, IEEE Elec. Dev. Lett., 10, 297 (1989)
- [2.18] T. Ohnakado, K. Mitsunaga, M. Nunoshita, H. Onoda, K. Sakakibara, N. Tsuji, N. Ajika, M. Hatanaka and H. Miyoshi, IEDM Tech. Dig., p.279 (1995)
- [2.19] Suk-Kang Sung, Il-Han Park, Chang Ju Lee, Yong Kyu Lee, Jong Duk Lee, Byung-Gook Park, Soo Doo Chae, and Chung Woo Kim, "Fabrication and Program/Erase Characteristics of 30-nm SONOS Nonvolatile Memory Devices," IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL.2, NO.4, DECEMBER 2003.
- [2.20] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Proceedings of The IEEE, 85, 1248 (1997)
- [2.21] D. Ielmini, A. Spinelli, A. Lacaita, and A. Modelli, "Statistical model of reliability and scaling projections for Flash memories," in *IEDM Tech. Dig.*, 2001, pp.32.2.1–32.2.4.
- [2.22] D. Ielmini, A. S. Spinelli, A. L. Lacaita, L. Confalonieri, and A. Visconti, "New technique for fast characterization of SILC distribution in Flash arrays," in *Proc. IRPS*, 2001, pp. 73–80.
- [2.23] D. Ielmini, A. S. Spinelli, A. L. Lacaita, R. Leone, and A. Visconti, "Localization of SILC in Flash memories after program/erase cycling," in *Proc. IRPS*, 2002, pp. 1–6.
- [2.24] Y. M. Niquet, G. Allan, C. Delerue and M. Lannoo, "Quantum confinement in

- germanium nanocrystals,” *Applied Physics Letters*, vol.77, pp.1182-1184 (2000)
- [2.25] T. Takagahara and K. Takeda, “Theory of the quantum confinement effect on excitons in quantum dots of indirect-gap materials,” *Phys. Rev. B*, Vol. 46, p. 15578, 1992.
- [2.26] J.D. Jackson, “Classical Electrodynamics”, published by John Wiley & Sons, 1999.

Chapter 3

- [3.1] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, *Proceedings of the IEEE* **91**, 4 (2003).
- [3.2] J. D. Blauwe, *IEEE Trans. Nanotechnol.* **1**, 72 (2002).
- [3.3] C. Y. Lu, T. C. Lu, and R. Liu, *Proceedings of 13th IPFA* (2006).
- [3.4] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, *IEDM Tech. Dig.* 521 (1995).
- [3.5] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, *IEEE Trans. Electron Devices.* **49**, 9 (2002).
- [3.6] S. K. Samanta, W. J. Yoo, G. Samudra, E. S. Tok, L. K. Bera, and N. Balasubramanian, *Appl. Phys. Lett.* **87**, 113110 (2005).
- [3.7] T. C. Chang, P. T. Liu, S. T. Yan, and S. M. Sze, *Electrochem. Solid-State Lett.* **8** (3) G71-G73 (2005).
- [3.8] J. J. Lee, Y. Harada, J. W. Pyun, and D. L. Kwong, *Appl. Phys. Lett.* **86**, 103505 (2005).
- [3.9] C. C. Wang, J. Y. Tseng, T. B. Wu, L. J. Wu, C. S. Liang, and J. M. Wu, *J. Appl. Phys.* **99**, 026102 (2006).
- [3.10] Ch. Sargentis, K. Giannakopoulos, A. Travlos, and D. Tsamakis, *Journal of Physics: Conference Series* **10**, 53-56 (2005).
- [3.11] D. Zhao, Y. Zhu, R. Li, and J. Liu, *Solid-State Electronics.* **50**, 2 (2006).
- [3.12] R.E. dos Santos, I. Doi, J.A. Diniz; J.W. Swart, S.G. dos Santos Filho, “Investigation of Ni silicides formation on (100) Si by X-ray Diffraction (XRD)”, *Revista Brasileira de Aplicacoes de Vacuo*, v. 23, n. 1, 32-35, 2004.
- [3.13] P. H. Yeh, C. H. Yu, and L. J. Chen, H. H. Wu, P. T. Liu, and T. C. Chang, *Appl. Phys. Lett* **87**, 193504 (2005).

- [3.14] Wei-Ren Chen, Ting-Chang Chang, Po-Tsun Liu, Po-Sun Lin, Chun-Hao Tu, and Chun-Yen Chang “Formation of stacked Ni silicide nanocrystals for nonvolatile memory application”, *Applied Physics Letters* **90**, 112108 (2007)
- [3.15] C. Lee, T. H. Hou, and E. C. Kan, *IEEE Trans. Electron Devices* **52**, 12 (2005)
- [3.16] D. N. Kouvatso, V. L. Sougleridis, and A. G. Nassiopoulou, *Appl. Phys. Lett.* **82**, 397 (2003)
- [3.17] R. Zhao, Y. H. Lin, X. Zhou, M. Li, and C. W. Nanb, *J. Appl. Phys.* **100**, 046102 (2006)
- [3.18] A. A. Galuska, *J. Vac. Sci. Technol.* **A(9)**, 6 (1991)
- [3.19] C. Lee, T. H. Hou, and E. C. Kan, *IEEE Trans. Electron Devices* **52**, 12 (2005)
- [3.20] C. D. Wagner, W. M. Riggs, L. E. Davis, J. F. Moulder, and G. E. Muilenberg, *Handbook of X-Ray Photoelectron Spectroscopy*, Perkin-Elmer Corp., Eden Prairie, MN (1975).
- [3.21] I. Crupi, D. Corso, G. Ammendola, S. Lombardo, C. Gerardi, B. DeSalvo, G. Ghibaud, E. Rimini, and M. Melanotte *IEEE Trans. Nanotechnol.* **2**, 4 (2003).
- [3.22] Y. Wang, Z. W. Fu, X. Li. Yue, and Q. Z. Qin, *J. Electrochem. Soc.* **151** (4) E162-E167 (2004).
- [3.23] C. W. J. Beenakker, *Phys. Rev. B* **44**, 1646 (1991).
- [3.24] D. R. Lide, *Handbook of Chemistry and Physics*, 81st Edition (2000).
- [3.25] E. K. Parks, G. C. Nieman, K. P. Kerns, and S. J. Riley, *J. Chem. Phys.* **108**, 9 (1998).
- [3.26] L. Aballe, L. Gregoratti, A. Barinov, and M. Kiskinova, *Appl. Phys. Lett.* **84**, 24 (2004).

Chapter 4

- [4.1] R.E. dos Santos, I. Doi, J.A. Diniz, J.W. Swart, and S.G. dos Santos Filho “INVESTIGATION OF Ni SILICIDES FORMATION ON (100) Si BY X-RAY DIFFRACTION (XRD)” *Revista Brasileira de Aplicacoes de Vacuo*, v. 23, n. 1, 32-35 (2004)
- [4.2] D. N. Kouvatso, V. L. Sougleridis, and A. G. Nassiopoulou, *Appl. Phys. Lett.* **82**, 397 (2003)

- [4.3] C. D. Wagner, W. M. Riggs, L. E. Davis, J. F. Moulder, and G. E. Muilenberg, Handbook of X-Ray Photoelectron Spectroscopy, Perkin-Elmer Corp., Eden Prairie, MN (1975).
- [4.4] J. Kedzierski, *et al*, "Threshold voltage control in NiSiligated MOSFETs through silicidation induced impurity segregation (SIIS)", IEDM Tech. Dig., 2003, pp. 315-318.
- [4.5] I. Crupi, D. Corso, G. Ammendola, S. Lombardo, C. Gerardi, B. DeSalvo, G. Ghibaudo, E. Rimini, and M. Melanotte IEEE Trans. Nanotechnol. **2**, 4 (2003).
- [4.6] Y. Wang, Z. W. Fu, X. Li. Yue, and Q. Z. Qin, J. Electrochem. Soc. **151** (4) E162-E167 (2004).

Chapter 5

- [5.1] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage," in *IEDM Tech. Dig.*, pp. 521--524, 1995.
- [5.2] J. H. Chen, Y. Q. Wang, W. J. Yoo, Y.-C. Yeo, G. Samudra. D. S. H. Chan, A. Y. Du, and D.-L. Kwong, "Nonvolatile flash memory device using Ge nanocrystals embedded in HfAlO high-k tunneling and control oxides: Device fabrication and electrical performance" " *IEEE Trans. Electron Devices*, vol. 51, pp. 1840 - 1848, Nov. 2004.
- [5.3] J. D. Blauwe, "Nanocrystal Nonvolatile Memory Devices" " IEEE Trans. on nanotechnology, vol. 1, pp. 72-77, March. 2002.
- [5.4] C. Lee, A. G. Seetharam and E. C. Kan, "Operational and Reliability Comparison of Discrete-Storage Nonvolatile Memories: Advantages of Single- and Double-Layer Metal Nanocrystals," in *IEDM Tech. Dig.*, pp.22.6.1-- 22.6.4, 2003.
- [5.5] Enhancement of Memory Window in Short Channel Non-Volatile Memory Devices Using Double Layer Tungsten Nanocrystals S. K. Samanta¹, P. K. Singh¹, Won Jong Yoo¹, Ganesh Samudra¹, Yee-Chia Yeo¹, L. K. Bera, and N. Balasubramanian IEEE (2005)
- [5.6] R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, in *IEDM Tech. Dig.*, pp. 313-316, 2000.

簡 歷

姓 名：葉睿龍

出生日期：民國七十一年十二月二十二日

住 址：屏東縣潮州鎮三德路二十三巷十六號

學 歷：國立中山大學 電機工程學系 學士

(2001.09 ~ 2005.06)

國立交通大學 電子工程研究所

固態組 碩士班

(2005.09 ~ 2007.06)

論文題目：

鎳矽氧化物與鎳矽氮化物奈米點在非揮發性記憶

體應用之研究

Study on the Application of Ni-Si-O and Ni-Si-N

Nanocrystal for Nonvolatile Memory

著作目錄(Publication List)

- [1] W. R. Chen, T. C. Chang, P. T. Liu, **J. L. Yeh**, C. H. Tu, J. C. Lou, C. F. Yeh, and C. Y. Chang, "Nonvolatile memory characteristics of Nickel-Silicon-Nitride nanocrystal," has been accepted by *Applied Physics Letters.*, 2007.
- [2] W. R. Chen, T. C. Chang, P. T. Liu, **J. L. Yeh**, J. C. Lou, C. F. Yeh, S. M. Sze, and C. Y. Chang, "Formation of Nickel-Silicon-Oxygen nanocrystals with memory effect using oxygen incorporated $\text{Ni}_{0.3}\text{Si}_{0.7}$ layer," has been submitted to *Applied Physics Letters.*, 2007.



專 利：

中華民國專利

1. 張鼎張、陳緯仁、劉柏村、涂峻豪、張俊彥、葉睿龍，「以鎳矽氧化物(NiSi_xO_y)與鎳矽氮化物(NiSi_xN_y)作為儲存層的非揮發性記憶體結構與其製作方法」(申請中)