Chapter 3

New Current-Mode Full Wave-pipelined Architectures for High-Speed Analog-to-Digital Converters

3.1 Introduction

Current-mode signal processing techniques have been extensively adopted in several applications that involve low-power, high-speed or complex arithmetic computation in integrated circuits. Such applications include data converters, filters and cellular neural networks [44]-[45], [48]-[49]. As described in chapter 1, current-mode ICs have several important features. First, current-mode circuits can easily implement the basic functions of inversion, scaling, and summation, without using OP Amps [46]. Second, the voltage swing required in current-mode circuits is smaller than that required in voltage-mode circuits, due to the square I-V law of MOS transistors operated in the saturation region. Third, the current switch can achieve high-speed operation in many applications. These three features make the high-performance current-mode design feasible.

So far, many high-speed digital-to-analog converters (DACs) have been successfully implemented using the current steering technique [52]-[56]. Several current-mode analog-to-digital converters (IADCs) have been also developed [84]-[107]. Among them, the pipelined IADC structure [93]-[107] has exhibited high-speed performance. Especially in the work of [107], 32 parallel pipeline IADCs were used and each IADC was run at 125 MSample/s. The overall IADC can achieve 4Gs/sample/s at 6-bit resolution under calibration and at an input frequency of 1 GHz.
In a pipelined IADC, the current sample-and-hold (S/H) circuit is the most critical component. It limits both the accuracy and the conversion rate of the IADC. The current S/H circuit (SHC) is normally based on the switch-current (SI) technique. However, the switch clock feedthrough problem in SI circuits is more serious than that in switch-capacitor circuits because any error voltage produced on the gate of the current-holding transistor causes a large current error, according to the square current law. Although many circuit techniques have been proposed to improve the SI structure, a long period is still required to cancel the clock feedthrough effect [95]. Consequently, the accuracy and high-speed are traded-off in the current SHCs (switched-current circuits).

Wave-pipelined theory has been successfully adopted in regular digital systems, such as DRAM, SRAM, and digital multipliers, among others, [114]-[118] to achieve high-speed performance. In this work, wave-pipelined theory is applied to analog-to-digital converter (ADC) design [109], [110] as the first application of the theory to analog IC design. One novel wave-pipelined architecture called full WP-IADC (FWP-IADC) is proposed and analyzed. The full current-mode wave-pipelined structure is used in each stage of the FWP-IADC, without inter-stage switched-current cell circuits. The wave-pipelined architecture are analyzed and simulated by HSPICE. The proposed FWP-IADC is shown to achieve 55 MS/s (fs) with 8-bit resolution under an input frequency of 27.5 MHz. When the input frequency is 3 MHz, the conversion rate can achieve 90 MS/s with 8-bit resolution. Moreover, measured results of the experimental chip have successfully verified the function of FWP-IADC.

The rest of this chapter is organized as follows. Section 3.2 describes the architectures and the design considerations of the wave-pipelined IADC (WP-IADC). Section 3.3 explicates the circuit design. Section 3.4 presents the experimental results and discussions. The post-simulation results of the modified FWP-IADC are shown in Section 3.5. Finally,
Section 3.6 gives the summary.

### 3.2 Full Wave-Pipelined ADCs

This chapter proposes wave-pipelined architectures to improve the speed of the IADC. The proposed FWP-IADC is designed without inter-stage SI circuits. Figure 3.1 presents the underlying concept of the wave-pipelined ADC system. In Fig. 3.1, the inter-stage SHCs have been removed from the ADC system. A delayed clock, instead of a global clock, controls the digital registers, except in the first stage. Figure 3.2 displays a conceptual block diagram of the proposed FWP-IADC. An 8-bit structure is considered as an example. The 8-bit IADC consists of one voltage input S/H circuit, one voltage-to-current (V/I) conversion circuit, one pre-stage, seven identical 1-bit pipelined stages, and one final current comparator. The voltage input SHC is used to generate the sample-data waveforms of the input voltage \( V_{in} \), whereas the V/I converter is used to convert the voltage waveforms into current waveforms as \( I_{in} \). Accordingly, sample-data waveforms of the input high-frequency current signals can be generated.

![Figure 3.1 Wave-pipelined ADC system.](image-url)
Figure 3. 2 Conceptual block diagram of the proposed 8-bit wave-pipelined current-mode analog-to-digital converter (IADC).

In the FWP-IADC architecture, the pre-stage is used to generate the difference current between the reference current $I_{r}/2$ and the current signal $I_0$. The difference current is sent to the current comparator of stage$_1$. Meanwhile, the current mirror stage $CM_0$ is used to reproduce the input current $I_{in}$ as $I_0$ and $I'_0$. Each 1-bit pipelined stage includes one current mirror stage ($CM_i$), one current comparator (CCMP), one D-type flip-flop (DFF) and one current-mode digital-to-analog sub-converter (sub-DAC$_i$), as shown in Fig. 3.2. The current mirror stages $CM_i$ are used to reproduce and propagate the input current $I_{i-1}'$ to $I_i$ and $I_i'$, with an appropriate delay to match that in the path of CCMP, DFF and sub-DAC$_i$. The input current of the current comparator is the resultant current $I_{i-1}' - I_{r_{i-1}}$ of the last stage. If current $I_{i-1}'$ is greater (smaller) than $I_{r_{i-1}}$, then the corresponding bit $B_i$ is set to logic ONE (ZERO). The output bit $B_i$ is stored in the D-type flip-flop (DFF). After $B_i$ is determined, the digital
output \( B_i \) is sent to the following stage and serves as the input signal of the sub-DAC\(_i\). The digital input signals of sub-DAC\(_i\) are the output digital signals of all CCMPs in the preceding pipelined stages, as well as \( B_i \). These signals are converted into the output current signal Iref\(_i\). The sub-DAC\(_i\) output current Iref\(_i\) is determined by the following rule used to implement the ADC process, in a manner similar to the successive approximation algorithm [43].

\[
    I_{\text{ref}} = \frac{I_r}{2^{i+1}} + \sum_{k=1}^{i} B_k \cdot \frac{I_r}{2^k} \quad i = 1 \sim 7
\]  

where \( I_r \) represents the current reference and \( 0 \leq I_{\text{in}} \leq I_r \). Iref\(_i\) is subtracted from \( I_i \) by directly connecting the corresponding nodes. Then the resultant current \( I_i - I_{\text{ref}} \) is sent to the current comparator of the next pipelined stage. After Iref\(_i\) is generated, the output current I\(_i'\) and the resultant current I\(_i - I_{\text{ref}}\) are sent to the following stage. The above description establishes that the analog-to-digital conversion process can be implemented by the architecture presented in Fig. 3.2. After complete conversion, I\(_{\text{in}}\) can be expressed by the output digital bits as,

\[
    I_{\text{in}} = B_1 \frac{I}{2} + B_2 \frac{I}{4} + \cdots + B_8 \frac{I}{2^8}
    = I \left( B_1 \cdot 2^1 + B_2 \cdot 2^2 + \cdots + B_8 \cdot 2^8 \right)
\]  

Notably, the CM\(_i\) path allows the input current to propagate throughout the pipelined stages without sampling or holding operations during the implementation of the wave-pipelined structure.

Figure 3.3 details the structure of the proposed FWP-IADC. Three separate signal paths, path A, path B and path C, are identified to explain the control of the timing of the wave-pipelined structure. Path A is the analog propagation path. It includes a CM\(_i\) stage. The CM\(_0\) stage has two current mirror circuits since the CM\(_0\) stage is used only to reproduce the input current I\(_{\text{in}}\) as I\(_0\) and I\(_0'\), as shown in Fig. 3.4. In Fig. 3.4, the other CM\(_i\) stages are composed of an analog delay element and a current mirror. The analog delay elements are inserted into path A to provide a suitable delay for the analog signals, since the analog signals must be synchronized with the signal of path B to perform a correct subtraction.
Path B includes current-mode sub-DACs, CCMP, and DFF. In path B, the DFF latches the output of the current comparator, which is then sent to the subsequent sub-DAC. The DFF is needed to equalize the delay of path B in each stage because the comparison time of the current comparator depends on the amplitude of the input signal. The equally delayed clock signal from path C controls the DFF. Thus, the DFF can latch the data during the identical period.
Figure 3.5 (a) Four stage example of the wave-pipelined structure. (b) Output current waveforms of the CMₙ stage for full scale input swing. (c) Output current waveforms of the CMₙ stage for LSB scale input swing.

Path C is the path along which the digital signals propagate through the digital delayed elements (DD). The input signals B₁, …, and Bᵢ₋₁ are sent into the ith DAC through the digital delay elements in path C. After the final stage, all the digital bits can be sent out in parallel.

In general, the analog data paths A and B in Fig. 3.3 dominate the propagation delay in each stage. The characteristics of the signals in path A and path B must be detailed to determine the maximum speed of the proposed FWP-IADC. In particular, two practical considerations related to path A must be addressed in a real design. One is the rise/fall time of current signals in every CMᵢ stage. The other is the intrinsic delay of a current mirror.

Figure 3.5(a) shows the structure of path A in the FWP-IADC with CM₀ and three identical CMᵢ stages. The current signal Iᵢ is the output current signal of the CMᵢ stages, where i is between 0 and 3. Figures 3.5(b) and 3.5(c) show the output current waveforms of the CMᵢ
stage when the swings of the input current signals are full scale and LSB scale, respectively. In Figs. 3.5(b) and 3.5(c), \( T_d_a \) is the delay between when \( I_i \) and \( I_{i+1} \) start to rise from the initial zero value. \( T_d_{bf} \) and \( T_d_{bl} \) are the delays between when \( I_i \) and \( I_{i+1} \) settle to their final values in full scale and LSB scale swing, respectively. As the figures indicate, the rise times of the current signals that propagate through each CM\(_i\) stage are increased. Therefore, the delay times, \( T_d_{bf} \) and \( T_d_{bl} \), do not equal \( T_d_a \). However, neither \( T_d_{bf} \) nor \( T_d_{bl} \) vary among stages because the increased rise/fall time is the same in every stage. Moreover, if the swing of the input current is smaller, then \( T_d_b \) is closer to \( T_d_a \). According to Figs. 3.5(b) and 3.5(c), \( T_d_{bf} \) and \( T_d_{bl} \) represent the two extreme cases. \( T_d_{bf} \) is the maximum delay, whereas \( T_d_{bl} \) is the minimum.

The intrinsic delay of the current mirror is one of factors that limits the speed. In the CM\(_i\) stage, when the input current signal of the final current mirror changes from the present value to the next value, the output current \( I_i \) follows the change of the input current. The output current signals \( I_i \) take the rise/fall time (\( T_{rf_i} \)) plus the settling time (\( T_s \)) to reach their final stable value. During this period, the input current signal of the current mirror cannot be changed. Consequently, the time for which the input current signal must be held constant can be defined as the intrinsic delay \( T_{int_i} \) of the current mirror. Hence, the intrinsic delay \( T_{int_i} \) of the current mirror in the CM\(_i\) stage can be written as follows.

\[
T_{int_i} = T_{rf_i} + T_s \quad \text{for } i = 0 \sim 3 \quad (3.3)
\]

Notably, \( T_{rf_i} \) increases with \( i \) and \( T_s \) is constant in each stage. Moreover, the intrinsic delay \( T_{int_i} \) is maximum and minimum when the input swing is full and LSB scale, respectively. The intrinsic delay of a current mirror exceeds that of a simple logic gate since the circuit of a current mirror is more complicated than that of a logic gate and the required accuracy of the output signal in the current mirror is higher. From Fig. 3.5(b), the relationships among the maximum \( T_{int_i} \) in each CM\(_i\) stage can be explained as follows.
This equation can be extended to general form.

\[
T_{d_a} + \max\{T_{\text{int}_0}\} + T_{d_{bf}} = T_{d_a} + T_{d_{bf}} + \max\{T_{\text{int}_i}\}
\]

From Fig. 3.5(c), the following equation is valid for minimum \(T_{\text{int}_i}\).

\[
\min\{T_{\text{int}_0}\} + 3T_{d_{bl}} - \min\{T_{\text{int}_3}\} = 3T_{d_a}
\]

As shown in Fig. 3.3, the output currents \(I_i\) of the CM\(_i\) stages are subtracted from the output current \(I_{\text{ref}_i}\) of the sub-DAC in the \(i\)th stage and the residue current is sent into the current comparator of the next stage. Thus, the output current signal of the CM\(_i\) stage after the settling down must be held constant for the process of comparator. The total processing time \(T_{\text{process}_i}\) of the last current mirror in each CM\(_i\) stage can be defined as follows.

\[
T_{\text{process}_i} = T_{\text{int}_i} + T_{\text{ccmp}_i+1} + 1
\]

In Eq. (3.7), \(T_{\text{ccmp}_i+1}\) is the input signal hold time of the current comparator in the \((i+1)th\) stage.

In Fig. 3.5(b), only the total processing time \(T_{\text{process}_3}\) of the final current mirror in the CM\(_3\) stage is shown. \(T_{\text{int}_i}\) increases with \(i\) since \(T_{\text{rf}_i}\) increases with \(i\). At the final stage, \(T_{\text{ccmp}}\) is the maximum because the input signal of the current comparator is less than 1 LSB. Thus, \(T_{\text{process}_3}\) has the largest value because both \(T_{\text{int}_i}\) and \(T_{\text{ccmp}}\) have the maximum value in the example of four wave-pipelined stages.

According to the above discussion, the space-timing diagram of the analog data path A can be drawn and shown in Fig. 3.6(a). The vertical axis represents the data depth in path A and the labels \(a_i\) and \(c_i\) indicate the corresponding nodes in Fig. 3.3. The boundaries of the
shaded regions in Fig. 3.6(a) depict the flow of data through the data path A under the minimum delay case and worst delay case. Thus, the shaded regions of each data processed at \( n \) \( T_{\text{clk}} \) for \( n = 0, 1, \ldots \) must not overlap one another and the minimum required time spacing is \( T_{\text{ccmp_4}} \) and \( \min\{T_{\text{int_3}}\} \) so that the previous datum remains unchanged during the period \( T_{\text{ccmp_4}} \) to protect the correct functioning of the comparator, whereas the next LSB-swing datum requires \( \min\{T_{\text{int_3}}\} \) time to set up. This constraint is expressed as,

\[
T_{\text{clk}} + \min\{T_{\text{int_0}}\} + T_{\text{d_a}} + 3T_{\text{d_bl}} - \min\{T_{\text{int_3}}\} \geq \max\{T_{\text{int_0}}\} + T_{\text{d_a}} + 3T_{\text{d_bf}} + T_{\text{ccmp_4}} \quad (3.8)
\]

where \( T_{\text{clk}} \) is the global sampling clock period. Substituting Eq. (3.6) into Eq. (3.8) yields \( T_{\text{clk}} \) as,

\[
T_{\text{clk}} \geq \max\{T_{\text{int_0}}\} + T_{\text{ccmp_4}} + 3(T_{\text{d_bf}} - T_{\text{d_a}}) \quad (3.9)
\]

In Eq. (3.9), the first term on the right-hand side is contributed by the maximum intrinsic delay time of the final current mirror in CM_0 stage. The second term is associated with the hold time of the input signal of the current comparator after stage3. The third term is related to the different rise/fall times of the output currents among the CM_i stages. If the rise/fall times of the output current are same for every CM_i stage, the third term can be set to zero. Therefore, the minimum value of \( T_{\text{clk}} \) is limited by the maximum value of intrinsic delay of the current mirror and the hold time of the current comparator. Furthermore, substituting Eqs. (3.5) and (3.7) into Eq. (3.9) yields \( T_{\text{clk}} \) in the following form.

\[
T_{\text{clk}} \geq \max\{T_{\text{process_3}}\} \quad (3.10)
\]

Therefore, the maximum speed of the global clock of the path A in the proposed FWP-IADC is limited by the maximum total processing time of the last current mirror in the final CM_i stage because the rise/fall time of the output current of the CM_i stage gradually increases from stage to stage.
As may be seen from Fig. 3.5(b), $T_{df}$ is the maximum delay between stages CM$_i$ and CM$_{i+1}$ in the path A. In the path B of Fig. 3.3, the current comparator CCMP, DFF and the $i$th sub-DAC must generate the output current Iref$_i$ during $T_{df}$. In the final stage, the delay time
T_{DAC} of the sub-DAC is maximum since the changing swing of the output current I_{ref_i} in the
ith sub-DAC is closer to the swing of the input current of the ADC than the one of sub-DAC
in previous stage. The current comparator also has the maximum comparison time T_{ccmp}. Thus
in path B, the global sampling clock period T_{clk} and the maximum delay T_{d_{bf}} must be satisfied
the following relation.

\[ T_{clk} \geq T_{d_{bf}} \geq \max\{T_{DAC}\} + \max\{T_{ccmp}\} + T_{d} + T_{setup} \]  \hspace{1cm} (3.11)

where T_{d} and T_{setup} are the delay time and the set up time of the DFF, respectively. Figure
3.6(b) shows the space-timing diagrams of path B. Figure 3.6(b) shows a data depth of only
three stages. The dashed lines indicate the clock delay through the clock delay unit. Clearly,
that the process of the sub-DAC, the comparison of the current comparator, and the delay of
DFF, must be accomplished during time T_{d_{bf}}.

The clock and digital data delay time \( \Delta \) of the digital path C in Fig. 3.3 must equal T_{d_{bf}},
because the digital data are aligned by the DFF that is controlled by the local clock. In general,
the digital delay elements can be implemented easily. Therefore, path C is not critical to the
design of FWP-IADC.

The maximum global sampling rate of FWP-IADC is decided according to Eqs. (3.9)
and (3.11). If path B, as given by Eq. (3.11), dominates T_{clk}, then a suitable number of current
mirrors must be inserted into the analog delay elements in each CM_{i} stage to increase the
delay time T_{d_{bf}} and satisfy Eq. (3.11). If the overall delay in path B is smaller than that in path
A in Eq. (3.9), then Eq. (3.9) determines T_{clk} and the number of current mirrors in analog
delay elements can be decreased. In the extreme case, only two current mirrors in each CM_{i}
stage are required. In this case, the term \( T_{d_{bf}} - T_{d} \) can be reduced and the maximum
sampling rate is increased.

The proposed FWP-IADC can also be designed in multi-bits per stage to decrease the
total number of CM\_i stages. According to Eq. (3.10), the sampling rate can be further increased by reducing the total number of CM\_i stages. Furthermore, the redundant digital bits can be used to implement the digital error correction function in the structure of multi-bits per stage.

The results of the above analysis reveal that the proposed FWP-IADC architecture has several advantages. Firstly, the efficiency of timing usage is improved. In the conventional switched-current pipelined structure [93]-[107], the half of the period T_{clk} is required to track signals, whereas the other half of this period is used to hold the signal. If the tracking time does not equal the holding time, then the efficiency of timing usage is poor. However, in the proposed FWP-IADC structure, the entire clock period is used for signal processing. Timing is used efficiently. Secondly, the signal path includes no inter-stage switched-current circuits. The proposed FWP-IADC eliminates the nonlinearity factor that is contributed by the switched-current circuits from the signal path. Thirdly, the number of controlled clocks in the FWP-IADC is reduced. Finally, the proposed FWP-IADC can accept a high frequency input signal since the voltage sample-and-hold circuits are used ahead of the V/I conversion circuit.

### 3.3 Circuit Implementation and Simulation Results

To further verify the proposed new architectures of FWP-IADC, CMOS circuits are used to implement the ADC as a demonstrative example.

#### 3.3.1 Current Mirror Design

The current mirror is a basic component in the proposed new architectures for FWP-IADC. It acts as a current conveyer, an inverter and an analog delay element. Accordingly, the design of the current mirror is crucial and it is necessary to make sure the gain error must be smaller than 0.5 LSB through eight CM stages. If each CM stage is consist
of ten current mirror, the gain error of current mirror must be smaller than 0.0086. Therefore, high output impedance is required in the current mirror to reduce the gain error. Figure 3.7(a) shows the adopted current mirror circuit with the enhanced output impedance, as proposed by Säckinger et al. [83]. As shown in Fig. 3.7(a), the MOSFETs M9, M10, M11 and M12, with their associated current sources, \( I_{B1}, I_{B2}, I_{B3} \) and \( I_{B4} \), are common-source amplifiers that provide negative feedback to the cascoded devices, M1, M3, M6 and M8, respectively, and increase the output resistance of the current mirror. Assuming that the output resistances of current sources \( I_{B2} \) and \( I_{B4} \) are approximately \( r_{ds10} \) and \( r_{ds12} \), respectively, the final output resistance can be written as,

\[
r_{\text{out}} = \frac{g_{m3}g_{m10}r_{ds4}r_{ds10}}{2} \frac{g_{m8}g_{m12}r_{ds8}r_{ds12}}{2}
\]

Moreover, if the current mirror circuits are perfectly symmetrical, the frequency response of current mirror can be derived as,

\[
H(s) = \frac{I_{\text{out}}(s)}{I_{\text{in}}(s)} = \frac{1}{(1 + \frac{s}{g_{m1}g_{m2}g_{m9}g_{m9}r_{ds2}} + \frac{1}{2} \frac{C_{s1}C_{g}}{g_{m1}g_{m2} + s C_{g}})}
\]

where \( C_{s1} = C_{gs1} + C_{gd9} \) and \( C_{g} \) is the total capacitance including parasitic capacitance from node A to ground in Fig. 3.7(a). As may be seen from Eq. (3.13), the current gain is unity at low frequency with \( s \approx 0 \). The step response \( h(t) \) of the current mirror can be obtained by the inverse Laplace transformation of \( 1/s \ H(s) \) as,

\[
h(t) = \left[ 1 - e^{-t/a} \left( \cos ct + \frac{\sqrt{C_g}}{b} \sin ct \right) \right] u(t)
\]

where \( a = g_{m9}r_{ds9}r_{ds2}C_{s1} \) ; \( b = \sqrt{-C_g + 2 g_{m9}^2 g_{m1}g_{m2}r_{ds9}^2 r_{ds2}^2 C_{s1}^2} \) ; \( c = \frac{b}{a \sqrt{C_g}} \). From Eq. (3.14), it can be seen that the constant \( a \) is the most critical factor on time response. If \( a \) is decreased, the time response of current mirror can be improved. To decrease the value of \( a \),
$C_{gs1}$ and $C_{gs3}$ in $M_1$ and $M_3$, respectively, should be kept small.

![Diagram](image.png)

Figure 3. 7 (a) Enhanced output-impedance current mirror. (b) The simulated output current waveforms of the CM$_i$ stage in FWP-IADC structure with full-scale step input current from 0 to 128 µA.

In the FWP-IADC, the current signal through the eight CM stages should have 8-bit accuracy given a suitably designed device size. From HSPICE simulation results, the output resistance of current mirror is about 3 KΩ. The HSPICE-simulated intrinsic delay of the final current mirror in a CM stage with ten current mirrors is about 16.5 nsec when the input signal
is of full scale (0 ~ 128 µA), as may be seen from the simulated waveforms in Fig. 3.7(b).

3.3.2 Sub-DACs Design

Figures 3.8(a) and 3.8(b) present the circuit diagrams of current-mode sub-DACs. All sub-DACs are implemented using the current steering structure. From Fig. 3.8(a), the sub-DAC₁ is a 1-bit DAC, which is composed of three identical current sources with magnitudes of $I_r/4$. Two current sources are switched by the control signal $B_1$, which is the result of conversion of the first stage. If $B_1=1 (=0)$, then the two current sources are switched to $I_{ref1}$ (GND) to make $I_{ref1}=3/4 I_r (1/4 I_r)$. The sub-DAC₂ is a 2-bit DAC and the two bits are linearly decoded to become the thermometer code. The $ith$ sub-DAC has a $2+(i-2)$ segmented architecture for $i \geq 3$, as shown in Fig. 3.8(b). In this DAC, the two most significant bits (MSBs) are linearly decoded whereas the rest of the bits are binary weighted. Using $2+(i-2)$ segmented architecture greatly reduces the transition time and the glitch problem of the DAC. Furthermore, the threshold-voltage compensation technique [111] and the cascode structure are used to implement the reference current source $I_{ref}$ to ensure accuracy. The principle of the threshold-voltage compensation technique is illustrated in Eq. (2.4) of chapter 2. Figure 3.8(c) shows the output transition curve of the $7th$ DAC from 0.5 µA to 127.5 µA in the worst case. It takes 4.5 nsec to settle down to the final stable value with 8-bit accuracy.
Figure 3.8 (a) Second and third current-mode sub-DACs. (b) The $i^{th}$ sub-DAC. (c) The output transition curve of the $7^{th}$ DAC.

### 3.3.3 Current Comparator Design

There are two attempts of current comparator to use in the FWP-IADC. One is the continuous-time current comparator for the experimental chip. The other is the low-input-impedance current comparator for the modified version of FWP-IADC. Since the continuous-time current comparator need more time to decide the quantization level, the sampling rate of the FWP-IADC is limited by some factors that is analyzed from the previous section 3.2.
A. Continuous-Time Current Comparator

The continuous-time current comparator [109] can be implemented using the inverter chain without an offset cancellation circuit, as shown in Fig. 3.9(a). The first inverter acts as an $R_m$ amplifier. The input signal $I_{in}$ charges or discharges the gate capacitance $C_{gs}$ of the first inverter, according to the direction of the input signal. Each inverter serves as an inverting amplifier with a gain of $-g_{m}r_{o}$ and amplifies the input voltage. However, the large impedance at the input node causes the significant RC delay of the current comparator. Thus, the frequency performance of the current comparator is degraded. The modified current comparator is shown in Fig. 3.9(b). In the experimental chip of the FWP-IADC, the modified current comparator can be used to serve as the continuous-time current comparator and simplify the design of the demonstrative 8-bit FWP-IADC. Two MOSFETs M1 and M2 are added to the input stage, as shown in Fig. 3.9(b), to solve the degradation of the frequency performance. MOSFETs M1 and M2 can be viewed as two resistors each with a resistance of $1/g_{m}$, where $g_{m}$ is the transconductance of M1 and M2, since the gate and drain of M1 and M2 are shorted by M3 and M4. Then, the input impedance can be decreased. The MOS transistors, M1 to M4, can also be viewed as an $R_m$ amplifier. Moreover, if the sizes of PMOS (M5) and NMOS (M6) devices in the inverter chain are the same as the sizes of M1 and M2, respectively, then the circuit operating point is located on the sharp region of the inverter transfer curve. Thus, the inverting amplifier can have a very high gain and the speed of the current comparator can be improved. From the simulation results, the continuous-time current comparator takes about 10 nsec to amplify an input current of 2 nA. Nevertheless, this kind of current comparator suffers from the problem of the offset voltage, which is discussed in the following section.
Figure 3.9 (a) Conventional current comparator and (b) high-performance current comparator.

B. Low-Input-Impedance Current Comparator

In order to further improve the sampling rate of the FWP-IADC, the low-input-impedance current comparator can be used in the modified FWP-IADC version. Figure 3.10(a) shows the low-input-impedance current comparator circuits [48], [95], [112]. Node B must be connected to dummy MOS transistors, as indicated in Fig. 3.10(a), since the proposed FWP-IADCs have single-ended structures. The input impedance can be reduced
greatly since transistors M5 and M1 provide negative feedback. Moreover, the input current can be amplified by the current mirror M1/M3 and PMOS latch. The regeneration characteristics of the PMOS latch improve the speed performance.

Because the input impedance of current comparator is the loading of current mirror and DAC circuits, the low-input-impedance of current comparator circuit can reduce the RC time delay. In Fig. 3.10(a), the input impedance can be derived by the small signal model.

\[
Z_{\text{in}}(s) = \frac{1/r_{ds5} + 1/r_{ds7} + sC_{g13}}{g_{m1}g_{m5} + sC_{g13}(1/r_{ds1} + 1/r_{ds5} + g_{m5})}
\]

where \(C_{g13}\) is the total capacitance including parasitic capacitance from node C to ground in Fig. 3.10(a). To obtain a low input resistance at low frequency, large \(g_{m1}\), \(g_{m5}\), \(r_{ds5}\), and \(r_{ds7}\) are required. From the HSPICE simulation results, the input resistance of the current comparator is about 150 \(\Omega\) at low frequency.

Generally, the time response of current comparator is related to \(Z_{\text{in}}\), the time response of the preamplifier circuits M1-M8 in Fig. 3.10(a), and the time response of the PMOS latch. The step response of the preamplifier can be derived as,

\[
h(t) = \frac{I_o}{I_{\text{lin}}}(t) = \left(\frac{g_{m3}}{g_{m1}} - \frac{g_{m3}e^{-(t/t_{\text{out}})}}{g_{m1}}\right)u(t)
\]

From Eq. (3.16), the time response of the preamplifier can be improved by reducing the capacitance \(C_{g13}\). The time response of the PMOS latch can be characterize by the output voltage change versus time with the major factor as \(e^{(g_{m11}t/C_{\text{out}})}\). Thus reducing the output capacitance \(C_{\text{out}}\) and increasing \(g_{m11}\) can improve the speed performance. According to the HSPICE simulation results, the current comparator takes 1.5 nsec to amplify an input current of 2 nA as shown in Fig. 3.10(b).
3.4 Experimental Results and Discussions

3.4.1 Experimental Results

To demonstrate the feasibility and verify the function, the experimental chip of a full
wave-pipelined IADC (FWP-IADC) was designed and fabricated in a double-poly quadruple-metal 0.35μm CMOS process. Figure 3.11 shows the photograph of the fabricated experimental chip. For testing, the voltage SHC was not included in the whole chip, so the performance limits of the developed architecture could be recognized. Therefore, the arbitrary-waveform-generator must be used to generate the 12-bit S/H voltage signal. Because the available instruments for the input signal sources are mostly in the voltage domain, the V/I conversion interface is required to test the chip. In this test chip an on-chip linear V/I circuit [48] is employed to alleviate this limitation. The circuit diagram of the V/I conversion interface is shown in Fig. 3.12. The circuit consists of an on-chip poly resistors $R_x$ and a current conveyor [45] to convey the current flowing through $R_x$ to the output. The whole chip was laid out to contain eight wave-pipelined stages. For simplicity, this demonstrative design included neither digital error correction nor calibration circuits. In the experimental chip of the FWP-IADC, the simple current comparator [109] is used, as shown in Fig. 3.9(b). According to Eqs. (3.7) and (3.10), the $T_{int}$ and $T_{cmp}$ are 33 and 10 nsec, respectively. Thus the conversion rate of the experimental chip can operate up to about 20 MHz.

Figure 3.11 The photograph of the fabricated chip.
Figure 3.12 The V-I interface circuit to convert the external voltage signals into internal current signals.

DNL Plot

(a)
Figure 3.13 Measured (a) DNL and (b) INL for 4-b resolution at 20MS/s conversion rate.

The sine-wave-based histogram algorithm is used to measure the linearity of the converter. Figures 3.13 shows the measured differential nonlinearity (DNL) and integral nonlinearity (INL), based on 4-b resolution when the fabricated WP-IADC is operated at 20Ms/s conversion rate. The DNL and the INL for all codes are within +/- 0.45 LSB and +/- 0.55 LSB, respectively. The comparator offset seriously degrades the resolution of the proposed FWP-IADC. This phenomenon will be discussed in detail in a later paragraph.

Figure 3.14 shows the measured fast Fourier transform (FFT) spectrum of a 1.03 MHz sinusoidal input with the fabricated IADC operated at a 20 Ms/s conversion rate. The total harmonic distortion (THD) is -28.5 dB. Clearly, the magnitude of the even harmonics distortion cannot be eliminated because of the single-end structure. The signal-to-noise-and-distortion ratio (SNDR) was measured by taking the FFT on 8192 samples from the output codes of the FWP-IADC. Figure 3.15(a) plots the measured SNDR.
versus the conversion rate for the signal input frequency of 1 MHz. It can be seen that the measured SNDR remains at approximately 27 dB (effective 4.2b) when the conversion frequency is below 20 MS/s. Furthermore, the measured SNDR is decreased to 23.7 dB when the conversion frequency is increased to 40 MS/s. Figure 3.15(b) plots the measured SNDR versus the analog input frequency for a full-scale sinusoidal input at 20 MS/s. The SNDR is seen to exceed 25.4 dB when the input frequency is between 1 M and 10 MHz. The measured results verify the advantages of high input frequency and Nyquist-rate operation in the proposed architecture of FWP-IADCs.

![Figure 3.14 Measured FFT spectrum of the wave-pipelined IADC for a 1.03MHz sine wave sampled at 20 Ms/s conversion rate.](image)

Table 3.1 summarizes the post-simulation results and measured characteristics of the example FWP-IADC. The area of the chip (including the I/O pads) is $3.7 \times 2.9 \text{ mm}^2$ and the power consumption is 390mW, with a 5V single power supply.
Figure 3. 15 (a) The measured SNDR versus conversion rate of the wave-pipelined IADC for 1MHz analog input and (b) the measured SNDR versus analog input frequency of the wave-pipelined IADC at 20 MS/s conversion rate.

<table>
<thead>
<tr>
<th>Post-simulation</th>
<th>Measurement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.35 μm 2P4M CMOS</td>
</tr>
<tr>
<td></td>
<td>(Thick oxide is selected)</td>
</tr>
<tr>
<td></td>
<td>(Minimum channel length is 0.5 μm)</td>
</tr>
<tr>
<td>SNDR (f_s = 20 MS/s)</td>
<td>45.9 dB (ENOB=7.3-b, f_{in}=1 MHz)</td>
</tr>
<tr>
<td></td>
<td>27 dB (ENOB=4.2-b, f_{in}=1 MHz)</td>
</tr>
<tr>
<td></td>
<td>35.2 dB (ENOB=5.5-b, f_{in}=10 MHz)</td>
</tr>
<tr>
<td></td>
<td>25.4 dB (ENOB=3.9-b, f_{in}=10 MHz)</td>
</tr>
<tr>
<td>DNL</td>
<td>-1/+1 LSB</td>
</tr>
<tr>
<td></td>
<td>&lt; +/-0.45 LSB (4-b, f_s = 20 MHz)</td>
</tr>
<tr>
<td>INL</td>
<td>-1/+1 LSB</td>
</tr>
<tr>
<td></td>
<td>&lt; +/-0.55 LSB (4-b, f_s = 20 MHz)</td>
</tr>
<tr>
<td>Full Scale Current</td>
<td>0 ~ 128 μA</td>
</tr>
<tr>
<td>Unit LSB Current</td>
<td>0.5 μA</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>405 mW</td>
</tr>
<tr>
<td>Power Supply</td>
<td>5 V</td>
</tr>
<tr>
<td>Chip Area</td>
<td>3.7 x 2.9 mm²</td>
</tr>
</tbody>
</table>
3.4.2 Discussion

A. Comparator offset

The input offset current of the current comparator severely impacts the linearity of the FWP-IADC since no digital error correction and calibration circuits are used in this work. As shown in Fig. 3.9(b), any mismatch between the PMOS transistors M1 and M5 (or NMOS transistors M2 and M6) causes the transfer curve of inverter to deviate from the ideal curve. Figure 3.16 explains this phenomenon. The transfer curve shifts to the right or left with the offset voltage, $\Delta V$, since the resistance ($R_{on_{M5}}$) of M5 does not equal that ($R_{on_{M6}}$) of the NMOS M6 when the input voltage of the inverter chain is half of VDD. This offset voltage can be considered to be the input referred offset current by the gain of the Rm Amplifier (M1~M4) in Fig. 3.9(b). The gain ($A_v$) of the Rm amplifier can be determined from the transconductance of the transistors M1 and M2.

\[ Av \approx \frac{1}{gm1} // \frac{1}{gm2} \]  

(3.17)

---

Figure 3.16 Transfer curves of the inverter.
In order to get the better transition performance, the higher $gm$ of transistors M1 and M2 is designed to decrease the input resistance of the current comparator. However, this strategy reduces the gain of the $R_m$ amplifier. Therefore, the input referred offset current of the current comparator is increased to affect the linearity of the FWP-IADC.

**B. Substrate noise**

In the fabricated chip, the substrate of the digital circuits directly connects to the source terminal of NMOS transistors. Therefore the ground bounce phenomenon contributes noise to the substrate. It is very serious effect especially in the output buffer. The wrong connection can be found in the layout of the output buffer, as shown in Fig. 3.17.

![Figure 3. 17 The incorrect layout of output buffer for the fabricated ADC.](image)

3.5 **Post-Simulation Results of the Modified FWP-IADC**

In the modified version of the proposed FWP-IADC, the substrate and the source terminal of transistors in the digital circuits are separated. Moreover, the low-input-impedance current comparators that is shown in Fig. 3.10 are used instead of the continuous-time current
comparators in the modified version. In order to suppress the input offset current that is caused by the size mismatch of MOS transistors, the techniques of layout must follow common centric symmetric rules. Figures 3.18 and 3.19 are the layout of the modified output buffer and the low-input-impedance current comparator, respectively. The layout of whole chip is shown in Fig. 3.20. All simulation results are based on 0.35 μm 2P4M CMOS technology with 5V power supply. The option of thick oxide is selected, thus the minimum channel length is 0.5 μm. Meanwhile, the parasitical capacitances are extracted to perform the post-simulation.

Figure 3. 18 The modified layout of output buffer for the revised FWR-IADC.
Since intrinsic delay ($T_{int,7}$) of the final current mirror in a CM stage with eight current
mirrors is about 16.5 nsec and the input signal hold time ($T_{\text{comp,8}}$) of the current comparator is about 1.5 nsec, the upper limit of sampling rate can be given from the Eqs. (3.9) and (3.10). Therefore, the modified FWP-IADC can achieve 8-bit accuracy with a conversion rate up to 55 MSample/s under Nyquis rate sampling. The DNL and INL of the post-simulation results at 55 MS/s are shown in Fig. 3.21. The DNL is within $+0.2$ and $-0.2$ LSB whereas the INL is within $+0.1$ and $-0.1$ LSB. Since the modified FWP-IADC also adopts the single-end structure, the distribution plots of the DNL/INL are not symmetrical.

![DNL Plot](image1)

![INL Plot](image2)

(a) DNL Plot (b) INL Plot

Figure 3.21 The results of post-simulation (a) DNL and (b) INL at 55 MS/s sampling rate.

![FFT Spectrum](image3)

Figure 3.22 The FFT spectrum for a 10 MHz sine-wave input signal at 55 MSample/s.
Figure 3.22 shows the fast Fourier transform (FFT) spectrum at 55 MSample/s under 10 MHz input frequency. In order to verify the characteristic of the modified FWP-IADC, the front-end V-I conversion interface is removed and the current input signal that is step sinusoidal waveform is directly applied to the proposed FWP-IADC. It can be seen from Fig. 3.22 that all the harmonic distortion components are below –50 dB. The SNDR is 45 dB. The SNDR versus input frequency characteristics at 55 MHz sampling rate are shown in Fig. 3.23. The SNDR at low frequency is 48.6 dB and it starts to decrease when the input frequency is increased. At about 27 MHz (half of Nyquist sampling frequency) it becomes 35.6 dB. Figure 3.24 shows the FFT spectrum at 90 MS/s under 1 MHz input frequency. Moreover, the SNDR versus input frequency characteristics at 90 MS/s sampling rate are shown in Fig. 3.25. The SNDR at input frequency of 1 MHz is about 45.7 dB and it starts to decrease at 3 MHz. Since the input current is non-full-scale at low input frequency under 90 MS/s, the intrinsic delay of the last current mirror is reduced. Therefore, the sampling rate can increase from 55 MS/s to 90 MS/s. The major characteristics of post-simulation result are list in Table 3.2. The timing difference between two versions for FWP-IADC is listed in Table 3.3.

![SNDR Graph](image)

**Figure 3.23 The SNDR versus input frequency characteristics.**
Figure 3.24 The FFT spectrum for a 1 MHz sine-wave input signal at 90 MSample/s.

Figure 3.25 The SNDR versus input frequency characteristics at 90 MSample/s.
Table 3.2
Major characteristics of post-simulation results for the modified FWP-IADC

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.35 μm 2P4M CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNDR ( (f_s = 55 \text{ MS/s}) )</td>
<td>48.6 dB (ENOB=7.8-b, ( f_{in} = 1 \text{ MHz} ))</td>
</tr>
<tr>
<td></td>
<td>35.7 dB (ENOB=5.6-b, ( f_{in} = 27 \text{ MHz} ))</td>
</tr>
<tr>
<td>SNDR ( (f_s = 90 \text{ MS/s}) )</td>
<td>45.1 dB (ENOB=7.2-b, ( f_{in} = 3 \text{ MHz} ))</td>
</tr>
<tr>
<td>DNL ( (f_s = 55 \text{ MHz}) )</td>
<td>+0.2/-0.2 LSB</td>
</tr>
<tr>
<td>INL ( (f_s = 55 \text{ MHz}) )</td>
<td>+0.1/-0.2 LSB</td>
</tr>
<tr>
<td>Full Scale Current</td>
<td>0 ~ 128 μA</td>
</tr>
<tr>
<td>Unit LSB Current</td>
<td>0.5 μA</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>450 mW</td>
</tr>
<tr>
<td>Power Supply</td>
<td>5 V</td>
</tr>
<tr>
<td>Chip Area</td>
<td>3.4 x 2.8 mm²</td>
</tr>
</tbody>
</table>

Table 3.3
Timing difference between two versions for FWP-IADC

<table>
<thead>
<tr>
<th>Time Parameter</th>
<th>Continuous-Time Current Comparator</th>
<th>Low-Input-Impedance Current Comparator</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \max {T}_{\text{int}} )</td>
<td>33 nsec</td>
<td>16.5 nsec</td>
</tr>
<tr>
<td>( T_{\text{ccmp}} )</td>
<td>10 nsec</td>
<td>1.5 nsec</td>
</tr>
<tr>
<td>( \max {T}_{\text{process}} )</td>
<td>43 nsec</td>
<td>18 nsec</td>
</tr>
<tr>
<td>( \max {T}_{\text{DAC}} )</td>
<td>10 nsec</td>
<td>4.5 nsec</td>
</tr>
<tr>
<td>( T_{\text{bf}} )</td>
<td>20 nsec</td>
<td>6 nsec</td>
</tr>
<tr>
<td>( T_{\text{clk}} )</td>
<td>44 nsec</td>
<td>18 nsec</td>
</tr>
</tbody>
</table>

3.6 Summary

In this chapter, a new architecture of the FWP-IADC is proposed and analyzed for the design of IADC. The novelty lies in the application of wave-pipelined theory to form the FWP-IADCs and improve the speed performance of the IADCs. FWP-IADCs offer several advantages, including high-speed performance, high input frequency, more efficiency use of
timing, and increased linearity by removing the inter-stage switched-current cells. The operation timing of FWP-IADCs are derived and given in this work. HSPICE simulation results reveal that FWP-IADC can achieve sampling rates of 55 MS/s under Nyquist rate sampling with 8-bit resolution. Moreover, the FWP-IADC can achieve a sampling rate of 90 MS/s with 8-bit resolution when the frequency of the input signal is 3 MHz.

The proposed FWP-IADC was experimentally verified by a test chip fabricated using 0.35 \( \mu \text{m} \) CMOS technology. The measurement results have successfully demonstrated that the proposed design concept and architectures can be applied to the design of future high-speed IADCs.