

## Study of La<sub>2</sub>O<sub>3</sub>/ HfO<sub>2</sub> Gate Dielectric for n-InAs Metal-Oxide-Semiconductor Capacitor

Yueh-Chin Lin<sup>1</sup>, Chia-Hua Chang<sup>1</sup>, Kuniyuki Kakushima<sup>2</sup>, Hiroshi Iwai<sup>2</sup>, Tin-En Shie<sup>1</sup>, Guan-Ning Huang<sup>1</sup>, Po-Ching Lu<sup>1</sup>, Ting-Chun Lin<sup>1</sup> and Edward Yi Chang<sup>1\*</sup>

<sup>1</sup> National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

<sup>2</sup> Tokyo Institute of Technology, Tokyo, Japan

In this study, we investigate the composite La<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> high k dielectric as the gate oxide for n-InAs metal-oxide semiconductor (MOS) capacitor. The La<sub>2</sub>O<sub>3</sub> was used for its high k value and HfO<sub>2</sub> was used as the diffusion barrier and was deposited between La<sub>2</sub>O<sub>3</sub> and InGaAs to prevent the Inter-diffusion between InAs and La<sub>2</sub>O<sub>3</sub> layers after post deposition annealing (PDA). Finally, we demonstrate the La<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> composite oxide structure as the high K dielectric for n-InAs MOS capacitor with enhanced capacitance for the MOS capacitor.

### Introduction

The IC performance improves rapidly in the past decade due to the continuous scaling of metal-oxide-semiconductor field effect transistors (MOSFET). However, as channel lengths are scaled to the 22nm node, conventional Si-based technology comes to the scaling limit. III-V MOSFET is regarded as one of the promising candidates for next generation devices, due to the high electron mobility of III-V materials compared to that of Si. The integration of high mobility III-V compound semiconductors with high-k dielectrics is very important for further scale down the MOSFET devices for high speed logic applications. Previous study has focused on deposited SiO<sub>2</sub> gate oxides [1]. However, SiO<sub>2</sub> would induce serious gate leakage and high bulk charge densities. Recently, several high-k materials had been studied as gate dielectrics for III-V devices, such as Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and Gd<sub>2</sub>O<sub>3</sub> et al [2-3].

The In<sub>0.7</sub>Ga<sub>0.3</sub>As MOS devices with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> as gate dielectrics have been demonstrated [4-5]. Among III-V materials, InAs has the highest electron mobility and also the InAs based device has the lowest turn on voltage. On the other hand, InAs which does not contain Ga atoms will avoid Gallium oxide formation which can't be avoided for In<sub>x</sub>Ga<sub>1-x</sub>As layer, the Gallium oxide usually has high surface trap density and is difficult to remove by surface treatment [6]. Therefore, InAs is an excellent candidate as channel material for next generation low power, high-speed III-V CMOS logic applications. Furthermore, HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub> are known to have dielectric constant 4-5 times higher than SiO<sub>2</sub> [7]. In this study, n-InAs MOS capacitors with HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub> dielectric films are fabricated and the electrical characteristics of the MOS capacitors are evaluated.

## Experiments

The MOS capacitor structure includes: a 10nm n-In<sub>0.53</sub>Ga<sub>0.47</sub>As layer, a 3nm n-In<sub>0.7</sub>Ga<sub>0.3</sub>As layer and a 5nm n-InAs layer with Si doping concentration of  $5 \times 10^{17}$  (cm<sup>-3</sup>), the structure was grown on a n-InP substrate. For the device process, first, 5nm HfO<sub>2</sub> dielectric layer and 10nm La<sub>2</sub>O<sub>3</sub> dielectric layer were deposited sequentially by MBE method on the epi-taxy InP wafer and followed by 500°C RTA annealing. Then, the W electrode was deposited on the top of the dielectric and Au Ohmic was deposited on the back of the substrate to form the MOS capacitor.

## Results and Discussion

The interface of the HfO<sub>2</sub>/n-InAs MOS capacitor was investigated by cross-sectional transmission electron microscopy (TEM), and the interface area is as shown in Figure 1(a). Compared to the HfO<sub>2</sub>/n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitor (Figure 1(b)) with similar process conditions, there is no obvious interface oxide layer between HfO<sub>2</sub> and n-InAs layer. The oxide layer at the HfO<sub>2</sub>/n-In<sub>0.53</sub>Ga<sub>0.47</sub>As interface was identified as gallium oxide, which was absent at the interface of HfO<sub>2</sub>/n-InAs MOS capacitor as can be observed from Figure 1(a).

Figure 2 shows the gate leakage current of the La<sub>2</sub>O<sub>3</sub> (10nm)/HfO<sub>2</sub> (5nm) n-InAs MOS capacitor. Lower leakage current was obtained by inserting the HfO<sub>2</sub> barrier layer. Less than  $3 \times 10^{-6}$  (A/cm<sup>2</sup>) of leakage current was observed. The capacitance enhancement in the accumulation region due to the addition of La<sub>2</sub>O<sub>3</sub> was observed. The increase of the capacitance from 0.71 ( $\mu$ F/cm<sup>2</sup>) to 1.26 ( $\mu$ F/cm<sup>2</sup>) was observed as compared to pure HfO<sub>2</sub> n-InAs capacitor. The composite dielectric capacitor also shows small frequency dispersion with strong inversion property as shown in Figure 3.

## Conclusion

The La<sub>2</sub>O<sub>3</sub>(10nm)/HfO<sub>2</sub>(5nm) n-InAs MOS capacitor exhibits enhanced capacitor capacitance as compared to HfO<sub>2</sub>(15nm) n-InAs MOS capacitor. The device also shows strong inversion property, small frequency hysteresis, and low gate leakage current. The improvement of the MOS capacitance is believed to be due the high k value of the La<sub>2</sub>O<sub>3</sub> materials in the composite La<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> dielectric


## Acknowledgments

The authors would like to thank the National Science Council of the Republic of China for supporting this research under the contract: NSC98-2923-E-009-002-MY3, NSC98-2120-M009-010.


### References

1. R. J. Schwartz, R. C. Dockerty, and H. W. Thompson, Jr., *Solid-State Electron.*, **14**, 115 (1971).
2. Y. Xuan, Y. Q. Wu, T. Shen, T. Yang, and P. D. Ye, in *IEDM Tech. Dig.*, 637 (2007).
3. K. Rajagopalan, R. Droopad, J. Abrokwah, P. Zurcher, P. Fejes, and M. Passlack, *IEEE Electron Device Lett.*, **28**, 100 (2007).
4. H. Zhao, Y. T. Chen, J. H. Yum, Y. Wang, N. Goel, and J. C. Lee, *Appl. Phys. Lett.*, **94**, 193502 (2009).
5. D. Shahrjerdi, T. Rotter, G. Balakrishnan, D. Huffaker, E. Tutuc, and S. K. Banerjee, *IEEE Electron Device Lett.*, **29**, 557 (2008).
6. D. Shahrjerdi, E. Tutuc, and S. K. Banerjee, *Appl. Phys. Lett.*, **91**, 063501 (2007).
7. J. Robertson, in *IWGI*, 76 (2001).'

Figures



(a)



(b)

Figure 1. Cross sectional TEM images of (a) the HfO<sub>2</sub>/n-InAs MOS capacitor and (b) the HfO<sub>2</sub>/n- In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors, with PDA temperature at 500°C.






Figure 2. The gate leakage current of the  $\text{La}_2\text{O}_3$  (10nm)/ $\text{HfO}_2$  (5nm) n-InAs MOS capacitor.



(a)



(b)

Figure 3. The C-V characteristics of (a) the composite  $\text{La}_2\text{O}_3$  (10nm)/ $\text{HfO}_2$  (5nm) n-InAs MOS capacitor and (b)  $\text{HfO}_2$  (15nm) n-InAs MOS capacitor.