Some New Designs of 2-D Array for Matrix Multiplication and Transitive Closure

Jong-Chuang Tsay and Pen-Yuang Chang

Abstract—In this paper, we present some new regular iterative algorithms for matrix multiplication and transitive closure. With these algorithms, by spacetime mapping the 2-D arrays with two execution times for matrix multiplication can be obtained. Meanwhile, we can derive a 2-D array with 4N−2 execution time for transitive closure based on the sequential Warshall-Floyd algorithm. All these new 2-D arrays for matrix multiplication and transitive closure have the advantages of faster and more regular than other previous designs.

Index Terms—Algorithm mapping, matrix multiplication, mesh array, systolic array, spherical array, transitive closure, VLSI architecture.

I. INTRODUCTION

SYSTOLIC ARRAY [1] has been proposed over a decade. Roughly speaking, it is a special purpose parallel device composed of several processing elements (PE’s) whose interconnections have the properties of regularity and locality. With these properties, systolic architecture is very suitable for VLSI technology.

In spacetime mapping design methodology, the first step is regularization [2], [3]. By regularization we mean to rewrite the sequential algorithm to a regular iterative algorithm, RIA [2] (or uniform recurrent equations, URE’s [4]). Dependence graph (DG) is a graphical representation of a RIA and the length of the longest path in this graph is the minimal execution time needed for executing the RIA.

The next step of designing systolic array is to determine a proper schedule vector and its corresponding compatible processor assignment matrix to meet the constraints of data availability and processor availability. That is, a proper schedule must satisfy the precedence constraints imposed by the DG and must also ensure that no two different computations are executed at the same processor at the same time.

The well-known schedules for array processors are linear schedule, uniform affine schedule and affine schedule [2]. A linear schedule is that all variables are with the same schedule vector. In addition to the same schedule vector, the uniform affine schedule can have different translation parts for variables. The affine schedule is more general. It can have different schedule vectors and translation parts for variables. If two indexes are executed at the same time, they are on the same hyperplane. For the entire index space, we may draw several parallel iso-temporal hyperplanes. The schedule vector is in the direction normal to these hyperplanes.

We use a transformation matrix (T) to represent the spacetime mapping. The first row of this matrix is the schedule vector (AT) and the remaining rows are the processor assignment matrix (S). The result of multiplication of transformation matrix and dependence matrix (D) is a new dependence matrix (D′ = T*S) in which the first row represents time delay and the remaining rows are the corresponding interconnections of an array processor.

Now we turn our attention to the problem of matrix multiplication (C = A*B). There are an intensive number of array processors designed for this problem in the literature. For example, the design of the linear arrays by Prasanna Kumar-Tsai [5]-[7] and Ramakrishman-Varman [8], [9], the mesh arrays by S. Y. Kung [10] and Melkemi-Tchuente [11], the hexagonal arrays by H. T. Kung [1], Quinton [4], and Li-Wah [12], the cylindrical array by Porter-Aravena [13], and the two-layered (or the multilayered) mesh array by Kak [14], [15]. Besides, Benaini-Robert [16] and Jagadish-Kailath [17] used Winograd algorithm for matrix multiplication to design their systolic arrays.

Comparing these designs for matrix multiplication, we have: first, the mesh array has the good property of local connection, but its execution time (3N−2) is greater than that (2N−1) of the cylindrical array, where N is the size of the matrices. Second, based on the Winograd algorithm, we have 3N/2 execution time [16], but this two-layered mesh array is not so regular.

In Section III-A, we design mesh arrays with 2N−1 execution time. In Section III-B, we have a mesh array with (3N−1)/2 execution time. All of the above new designs of 2-D arrays are based on the sequential matrix multiplication algorithm of C = A*B.

For the problem of transitive closure, the orthogonal array designed by S. Y. Kung et al. [18] has the execution time of 5N−4, which is optimal in terms of pipelining rate, block pipelining rate, and the number of I/O connections. According to the dependence graph (DG-3 in his paper) used by S. Y. Kung, the longest path in this graph is 5N−4. Therefore, for this DG the design is optimal in execution time. It is interested that whether there is a DG for the transitive closure problem with a shorter length of the longest path. We will show in Section IV that it is true and present a new design of 2-D array for transitive closure, which has 4N−2 execution time. Finally, the concluding remarks are presented in Section V.

Manuscript received May 24, 1991; revised July 30, 1993 and June 30, 1994. This work was supported by the National Science Council of the R.O.C. under Contract NSC-81-0408-E-009-568.

The authors are with the Institute of Computer Science and Information Engineering, College of Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, Republic of China.

IEEE Log Number 9409331.
II. PRELIMINARY DEFINITIONS

In this section, we give some preliminary definitions as a basis for following sections.

Definition 2.1: A left-shift sequence, \( L(i; 1, N) = (i + 1, i + 2, \ldots, N, 1, 2, \ldots, i) = (l_1(i), l_2(i), \ldots, l_i(N)) \), is a sequence of integers resulting from shifting the sequence \((1, 2, \ldots, N)\) left cyclically \(i\) times, where \(0 \leq i \leq N - 1\).

The \(j\)th element in \( L \) is \( l_j(i) = (i + j - 1)_{\mod N} + 1 \), where \(1 \leq j \leq N\).

Definition 2.2: A right-shift sequence, \( R(i; 1, N) = (N - i + 1, N - i + 2, \ldots, N, 1, 2, \ldots, N - i) = (r_1(i), r_2(i), \ldots, r_{N}(i)) \), is a sequence of integers resulting from shifting the sequence \((1, 2, \ldots, N)\) right cyclically \(i\) times, where \(0 \leq i \leq N - 1\). The \(j\)th element in \( R \) is \( r_j(i) = (j - i + N - 1)_{\mod N} + 1 \), where \(1 \leq j \leq N\).

The following theorem shows the relationship between these two sequences:

Theorem 2.1: \( l_j(i) = k \) iff \( r_j(k) = j \), where \(0 \leq i \leq N - 1\) and \(1 \leq j \leq N\).

Proof: (if part)

\[
\begin{align*}
\text{case 1: if } & k > i \\
r_j(k) &= (k - i + N - 1)_{\mod N} + 1 = k - i + j = l_j(i) \\
\Rightarrow & k = i + j = (i + j - 1)_{\mod N} + 1 = l_j(i)
\end{align*}
\]

\[
\begin{align*}
\text{case 2: if } & k \leq i \\
r_j(k) &= (k - i + N - 1)_{\mod N} + 1 = k - i + N = k \\
\Rightarrow & k = i + j - N = (i + j - 1)_{\mod N} + 1 = l_j(i)
\end{align*}
\]

(only if part)

The meaning behind this theorem is that if we want to know which position (say \(j\)) the number \(k\) appears in the left-shift sequence \( L(i; 1, N) \), we can read \(j\) from the value of \(r_j(k)\). For example, if we want to know which position the number 3 appears in the left-shift sequence \( L(1; 1, 3) \), we have the position \(j = r_3(3) = 2\).

There are many criteria (e.g., execution time, pipelining period, array size, and I/O channels) to measure performance of array processors. Since execution time is the most important criterion on designing real-time signal/imaging processing system, we pay our attention on execution time in this paper.

Definition 2.3: The execution time \( t_{e}(\cdot) \) of a systolic array is defined as the time interval between the time when the first operation is executed and the time when the last result is calculated.

By computation domain \( \Theta \) we mean the set of finite indexes used by a RIA. Let \( I \) and \( I' \) be two indexes in the computation domain \( \Theta \) of a RIA \( A A^T \) is a linear schedule in the first row of transformation matrix \( T \). Assuming that there is a unitary time increment, the execution time \( t_{e}(\cdot) \) of a systolic array executing the RIA \( A \) by transformation matrix \( T \) is \( t_{e} = \max_{r \in \Theta} \{ A^T(I-I') + 1 \} \). The actual meanings of the execution time of a RIA is the number of hyperplanes sweeping the index space.

The multiple fan-in (Fig. 1(a)) and multiple fan-out (Fig. 1(b)) data dependence vectors are called broadcast vectors. All broadcast vectors can be systematically transformed into propagation vectors (e.g., Fig. 1(c)). We use the term broadcast point (the dark node in Fig. 1(c)) to denote the starting position for data propagation. A broadcast line is composed of several broadcast points. By aggregating broadcast lines, we obtain a broadcast plane.

III. DESIGN OF MESH ARRAYS FOR MATRIX MULTIPLICATION

The problem of matrix multiplication is to calculate matrix \( C = A \ast B \), where \( A \) and \( B \) are both matrices. Without loss of generality, we assume that \( A \), \( B \), and \( C \) are all \( N \times N \) matrices. The matrix multiplication can be carried out in \( N \) recursions as depicted in Algorithm 3.1.

[Algorithm 3.1]

For \( i, j, k \) from 1 to \( N \)

\[
c_{i, j}^{k+1} = c_{i, j}^k + a_{i, k} \ast b_{k, j}
\]

with \( c_{i, j}^0 = 0 \)

final results \( c_{i, j}^{N+1} \).

The broadcast data \( a_{i, k} \) and \( b_{k, j} \) in Algorithm 3.1 can be removed by introducing propagation variables \( a(i, j, k) \) and \( b(i, j, k) \), respectively. Now we have Algorithm 3.2 [2]. The corresponding DG is shown in Fig. 2, where the bold line denotes the longest path in this graph.

[Algorithm 3.2]

For \( i, j, k \) from 1 to \( N \)

\[
c(i, j, k + 1) = c(i, j, k) + a(i, j, k) \ast b(i, j, k)
\]

\[
a(i, j + 1, k) = a(i, j, k)
\]

\[
b(i + 1, j, k) = b(i, j, k)
\]

with \( c(i, j, 1) = 0 \).
initial values $a(i, 1, k) = a_i, k$

$\begin{align*}
\text{final results } c_{ij} & = c(i, j, N + 1). \\

\text{The dependence matrix } D \text{ of Algorithm 3.2 is } D = & \begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix}.
\end{align*}

\text{By selecting transformation matrix } T \text{ as follows:}

\begin{align*}
T = & \begin{bmatrix}
1 & 1 & 1 \\
1 & 0 & 1 \\
0 & 1 & 0
\end{bmatrix},
\end{align*}

\text{we have}

\begin{align*}
D' = T \cdot D = & \begin{bmatrix}
1 & 1 & 1 \\
1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix}.
\end{align*}

Now we have the well-known mesh array as shown in Fig. 3 and we call it Design m1. Since $A^T = [1 \ 1 \ 1]$, the execution time of Design m1 is $t_e = \max_{l, t \in \theta} (A^T (I - l') + 1 = (N + N + N) - (1 + 1 + 1) + 1 = 3N - 2$.

A. Mesh Arrays with $2N - 1$ Execution Time

The execution time of a systolic array can be decomposed into three parts. They are queuing time ($t_q$), waiting time ($t_w$), and operating time ($t_o$) as shown in Fig. 4. First, the queuing time ($t_q$) is the time from beginning execution to the position labeled by $a$ for datum $b_{N,N}$. Second, the waiting time ($t_w$) is the time from position $a$ to position $b$. This time is due to datum $b_{N,N}$ must wait to meet another datum at first PE. Last, the operating time ($t_o$) is the time from position $b$ to position $c$. This time results from datum $b_{N,N}$ will operate with $N$ of another data. We know $t_e = t_q + t_w + t_o = (N - 1) + (N - 1) + (N) = 3N - 2$ for datum $b_{N,N}$ in Fig. 3, where $N = 3$.

Eliminating or lowering any part of these times can decrease the execution time of a systolic array. That is, if we do operation in each PE as soon as possible, we can obtain a systolic array with less execution time. It can be carried out by moving the broadcast planes of variables $a$ and $b$ to $(i = j)$-plane. By using this broadcast plane, the algorithm of matrix multiplication can be decomposed into two phases. The first phase is $i \leq j$ and the second phase is $i \geq j$. In the first phase, the propagation vectors of variables $a$ and $b$ are in $[0 \ 1 \ 0]$ and $[-1 \ 0 \ 0]$ directions, respectively. In the second phase, the propagation vectors of variables $a$ and $b$ are in $[0 \ -1 \ 0]$ and $[1 \ 0 \ 0]$ directions, respectively. Finally, we have Algorithm 3.3 and its DG is shown in Fig. 5.
For $i = 1$ to $N$
For $j = i$ to $N$
For $k = 1$ to $N$
\[ c(i,j,k+1) = c(i,j,k) + a(i,j,k) \times b(i,j,k) \]
\[ a(i,j+1,k) = a(i,j,k) \]
\[ b(i-1,j,k) = b(i,j,k) \]

[Phase 2]: $i \geq j$
For $i = 1$ to $N$
For $j = 1$ to $i$
For $k = 1$ to $N$
\[ c(i,j,k+1) = c(i,j,k) + a(i,j,k) \times b(i,j,k) \]
\[ a(i,j-1,k) = u(i,j,k) \]
\[ b(i+1,j,k) = b(i,j,k) \]

with $c(i,j,1) = 0$

initial values $a(i,i,k) = a_{i,k}$
\[ b(j,j,k) = b_{k,j} \]

final results $c_{i,j} = c(i,j,N+1)$.

The dependence matrices $D_i, 1 \leq i \leq 2$, with respect to phase $i$ are

\[ D_1 = \begin{bmatrix} -1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}, \quad D_2 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & -1 & 0 \\ 0 & 0 & 1 \end{bmatrix}. \]

By selecting transformation matrices $T_i, 1 \leq i \leq 2$, for $D_i$ as follows

\[ T_1 = \begin{bmatrix} -1 & 1 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}, \quad T_2 = \begin{bmatrix} 1 & -1 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}. \]

we get

\[ D'_1 = T_1 \times D_1 = \begin{bmatrix} 1 & 1 & 1 \\ -1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}, \quad D'_2 = T_2 \times D_2 = \begin{bmatrix} 1 & 1 & 1 \\ 1 & 0 & 0 \\ 0 & -1 & 0 \end{bmatrix}. \]

Hence, we have a new design of mesh array for matrix multiplication by composing these two phases in broadcast plane, as shown in Fig. 6. We call it Design $m2$. Notice that, we assume that the data can be inputted on the diagonal PE's. If the array restricts that data must be fed on the boundary PE's, then the data preloading is necessary.

This new mesh array not only has the same execution time as the cylindrical array [13] but also eliminates the spiral arcs in the cylindrical array. In this design, two phases have different schedule vectors. We call it two-phase schedule and this schedule can be generalized into an $m$-phase schedule. There are three different types of $m$-phase schedule. They are $m$-phase linear schedule, $m$-phase uniform affine schedule and $m$-phase affine schedule. In this paper, the first two schedules are used to design 2-D arrays for multiphase RIA's. Therefore, we give formal definitions to these two types of $m$-phase schedule as follows:
Definition 3.1: m-phase linear schedule: $\Pi_i(I_i) = \Lambda^T_i I_i$, where $\Lambda^T_i$ is the first row of transformation matrix $T_i$ and $I_i$ is an index in the computation domain $\Theta_i$ of phase $i$, $1 \leq i \leq m$.

Definition 3.2: m-phase uniform affine schedule: $\Pi_{i,x}(I_i) = \Lambda^T I_i + \nu_{i,x}$, where $\Lambda^T$ is the first row of transformation matrix $T_i$ and $I_i$ is an index in the computation domain $\Theta_i$ of phase $i$. $\nu_{i,x}$ is a constant value for variable $x$ in phase $i$ to denote the translation part of $\Pi_{i,x}$, where $1 \leq i \leq m$.

If all variables have the same translation part in each phase, then $\nu_i$ is short for $\nu_{i,x}$ for an m-phase uniform affine schedule. Since the execution time of a RIA is the number of hyperplanes sweeping the index space, we have the execution time $t_e = \max_{i, i \in \Theta_i} \{\Lambda^T_i (I_i - I'_i) + 1\}$ for an m-phase linear schedule and $t_e = \max_{i, i \in \Theta_i} \{(\Lambda^T_i I_i + \nu_{i,x}) - (\Lambda^T_i I'_i + \nu_{i,y}) + 1\}$ for an m-phase uniform affine schedule, where $1 \leq i \leq m$.

The two-phase linear schedule for Design $m_2$ is

$$
\Pi_1(I_1) = [-1 1 1]/1,
\Pi_2(I_2) = [1 -1 1]/2.
$$

Notice that phase 1 and phase 2 begin execution at the same time in Design $m_2$. Since nodes $(i, j, k)$ belong to both phases, and

\[
\begin{bmatrix}
-1 & 1 & 1
\end{bmatrix}
\begin{bmatrix}
i \\
j \\
k
\end{bmatrix} = \begin{bmatrix}
1 & -1 & 1
\end{bmatrix}
\begin{bmatrix}
i \\
j \\
k
\end{bmatrix}
\Rightarrow k = k.
\]

The execution time of Design $m_2$ is

$$
t_e = \max \{(-1 + N + N) - (-i + i + 1) + 1, \text{for phase 1}
\}
$$

\[
(N - 1 + N) - (i - i + 1) + 1 \text{ for phase 2}
\]

\[
= 2N - 1.
\]

Recalling the execution time of a systolic array can be interpreted as $t_e = t_c + t_w + t_q$. The queuing time ($t_q$) can’t be lowered if we input variables $a$ and $b$ side by side. Therefore, there are two ways to decrease the execution time. One is to reduce the waiting time ($t_w$) as in Design $m_2$ as the other is to try to decrease the operating time ($t_c$) and this can be accomplished by inputting variables $a$ and $b$ in $(j = \lfloor N/2 \rfloor)$-plane and $(i = \lfloor N/2 \rfloor)$-plane, respectively. With these two broadcast planes, the algorithm of matrix multiplication can be decomposed into four phases. The first phase is $i \leq \lfloor N/2 \rfloor$ and $j \leq \lfloor N/2 \rfloor$, the second phase is $i \leq \lfloor N/2 \rfloor$ and $j \geq \lfloor N/2 \rfloor$, the third phase is $i \geq \lfloor N/2 \rfloor$ and $j \geq \lfloor N/2 \rfloor$, and the last phase is $i \geq \lfloor N/2 \rfloor$ and $j \leq \lfloor N/2 \rfloor$. In the first phase, the propagation vectors of variables $a$ and $b$ are in $[0 -1 0]$ and $[-1 0 0]$, respectively. In the second phase, the propagation vectors of variables $a$ and $b$ are in $[0 1 0]$ and $[-1 0 0]$, respectively. In the third phase, the propagation vectors of variables $a$ and $b$ are in $[0 1 0]$ and $[1 0 0]$, respectively. Finally, we have the following Algorithm 3.4 and its DG is shown in Fig. 7.
initial values \( a(i, \lfloor N/2 \rfloor, k) = a_{i,k} \)

\[
b(i, j, k) = b_{k,j}
\]

final results \( c_{i,j} = c(i,j,N+1) \).

The dependence matrices \( D_i, 1 \leq i \leq 4 \), with respect to phase \( i \) are

\[
D_1 = \begin{bmatrix}
-1 & 0 & 0 \\
0 & -1 & 0 \\
0 & 0 & 1
\end{bmatrix},
D_2 = \begin{bmatrix}
-1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix},
D_3 = \begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix},
D_4 = \begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix}.
\]

By selecting transformation matrices \( T_i, 1 \leq i \leq 4 \), for \( D_i \) as follows

\[
T_1 = \begin{bmatrix}
-1 & -1 & 0 \\
1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix},
T_2 = \begin{bmatrix}
1 & 1 & 1 \\
1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix},
T_3 = \begin{bmatrix}
1 & 0 & 0 \\
1 & 1 & 1 \\
0 & 0 & 1
\end{bmatrix},
T_4 = \begin{bmatrix}
1 & 0 & 0 \\
1 & 1 & 1 \\
0 & 1 & 0
\end{bmatrix},
\]

we get

\[
D'_1 = T_1 \ast D_1 = \begin{bmatrix}
1 & 1 & 1 \\
-1 & 0 & 0 \\
0 & -1 & 0
\end{bmatrix},
D'_2 = T_2 \ast D_2 = \begin{bmatrix}
1 & 1 & 1 \\
-1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix},
D'_3 = T_3 \ast D_3 = \begin{bmatrix}
1 & 1 & 1 \\
1 & 0 & 0 \\
0 & 1 & 0
\end{bmatrix},
D'_4 = T_4 \ast D_4 = \begin{bmatrix}
1 & 1 & 1 \\
1 & 0 & 0 \\
0 & -1 & 0
\end{bmatrix}.
\]

Hence, we have another new design of mesh array for matrix multiplication by composing these four phases in broadcast planes as shown in Fig. 8. We call it Design m3.

We use four-phase uniform affine schedule to let these four phases begin execution at the same time. Note that here we let every variable with the same translation part in each phase. That is, \( \nu_i = \nu_{i,b} = \nu_{i,e} = \nu_{i,o} \), where \( 1 \leq i \leq 4 \). The schedule for these four phases is

\[
\Pi_1(I_1) = \Lambda^T I_1 + \nu_1 = [-1 & -1 & 1] I_1 + \nu_1 \\
\Pi_2(I_2) = \Lambda^T I_2 + \nu_2 = [-1 & 1 & 1] I_1 + \nu_2 \\
\Pi_3(I_3) = \Lambda^T I_3 + \nu_3 = [1 & 1 & 1] I_1 + \nu_3 \\
\Pi_4(I_4) = \Lambda^T I_4 + \nu_4 = [1 & -1 & 1] I_1 + \nu_4
\]

Since nodes \( \lfloor N/2 \rfloor, \lfloor N/2 \rfloor, k \) belong to all four phases, we have

\[
[-1 & -1 & 1] \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_1 = [-1 & 1 & 1] \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_2
\]

\[
= [1 & 1 & 1] \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_3 = [1 & -1 & 1] \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_4
\]

\[
\Rightarrow -2 \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_1 + k = \nu_2 + k = 2 \begin{bmatrix} N \\ \frac{N}{2} \\ k \end{bmatrix} + \nu_3 + k = \nu_4 + k.
\]

Let \( \nu_3 = 0 \), we have

\[
\nu_2 = \nu_4 = 2 \begin{bmatrix} N \\ \frac{N}{2} \end{bmatrix} = \begin{cases} N & \text{if } N \text{ is even} \\
N + 1 & \text{if } N \text{ is odd}
\end{cases}
\]

\[
\nu_1 = 4 \begin{bmatrix} N \\ \frac{N}{2} \end{bmatrix} = \begin{cases} 2N & \text{if } N \text{ is even} \\
2N + 2 & \text{if } N \text{ is odd}
\end{cases}
\]

Hence

\[
\Pi_1(I_1) = [-1 & -1 & 1] I_1 + 4 \begin{bmatrix} N \\ \frac{N}{2} \end{bmatrix} \\
\Pi_2(I_2) = [-1 & 1 & 1] I_2 + 2 \begin{bmatrix} N \\ \frac{N}{2} \end{bmatrix} \\
\Pi_3(I_3) = [1 & 1 & 1] I_3 \\
\Pi_4(I_4) = [1 & -1 & 1] I_4 + 2 \begin{bmatrix} N \\ \frac{N}{2} \end{bmatrix}
\]

The execution time of m3 is

\[
t_e = \begin{cases} 2N & \text{if } N \text{ is even} \\
2N - 1 & \text{if } N \text{ is odd}
\end{cases}
\]

Since (see the equation at the bottom of the next page).
The execution time of this design can be interpreted as

\[ t_e = t_q + t_w + t_o \]

\[ = \begin{cases} (N - 1) + \left( \frac{N}{2} \right) + \left( \frac{N}{2} + 1 \right) = 2N & \text{if } N \text{ is even} \\ (N - 1) + \left( \frac{N}{2} - 1 \right) + 1 \left( \frac{N}{2} \right) = 2N - 1 & \text{if } N \text{ is odd} \end{cases} \]

Comparing with the previous Design m2, Design m3 results in the waiting time increasing to \( t_e = \frac{(N-1)}{2} \), though we halve the operating time. Therefore, it has the same execution time as Design m2. The interesting problem is how we can decrease the operating time without increasing the waiting time. This problem will be tackled by adding delays to some PE's.

**B. Mesh Array with \( t_e = \frac{(3N-1)}{2} \) Execution Time**

In this section, we will show how to eliminate the waiting time in a mesh array by adding delays to some PE's. We know that the relative data must meet on the same place at the same time in a systolic array. For example, in Fig. 8, \( a_{2,1} \) and \( b_{1,3} \) must meet at the same time at PE23, so \( b_{1,3} \) should wait one time step to meet \( a_{2,1} \). Nevertheless, adding one delay to PE23 for variable \( b \) will eliminate this waiting time. In other words, \( b_{1,3} \) goes into self loop in PE23 and in \([-1, 0]\) direction to PE31 at the next time step. Using this method, we can eliminate the waiting time in Design m3 and get another new design of mesh array with execution time of \( t_e = \frac{(3N-1)}{2} \). We call this mesh array Design m4 as shown in Fig. 9. It can be verified that the PE \( i,j \) should add delays \( d = |i - \lfloor N/2 \rfloor| - |j - \lfloor N/2 \rfloor| \).

**IV. DESIGN OF A 2-D ARRAY FOR TRANSITIVE CLOSURE**

In this section, we consider the transitive closure problem based on the sequential Warshall-Floyd algorithm. In this problem a directed graph, \( G = (V, E) \), with \( N \) vertices is given. Let \( C \) be an adjacency matrix for \( G \), where

\[ c_{i,j} = \begin{cases} 1 & \text{if there is an edge from vertex } i \text{ to vertex } j \\ 0 & \text{otherwise} \end{cases} \]

The objective is to compute the transitive closure matrix \( C^+ \), where

\[ c_{i,j}^+ = \begin{cases} 1 & \text{if there is a path of length } \geq 0 \text{ from vertex } i \text{ to vertex } j \\ 0 & \text{otherwise} \end{cases} \]

The well-known sequential Warshall-Floyd algorithm can be written as Algorithm 4.1.

**[Algorithm 4.1]**

For \( i, j, k = 1 \) to \( N \)

\[ c_{i,j}^{k+1} = c_{i,j}^k + c_{i,k}^k \cdot c_{k,j}^k \]

initial values \( c_{i,j}^1 = c_{i,j} \)

final results \( c_{i,j}^{N+1} = c_{i,j}^N \).

In the case of transitive closure problem, the operator \( + \) performs boolean OR operation and \( \cdot \) performs boolean AND operation. The same algorithm can be used to solve the all pairs shortest path problem if matrix \( C \) is the cost adjacency matrix with \( c_{i,i} = 0, 1 \leq i \leq N, + \) performs minimum operation,

\[ t_e = \begin{cases} \left( -1 - 1 + N + 4 \left( \frac{N}{2} \right) \right) - \left( \left( - \frac{N}{2} \right) - \left( \frac{N}{2} \right)^2 + 1 + 4 \left( \frac{N}{2} \right) \right)^2 + 1, & \text{for phase 1} \\ \left( -1 + N + N + 2 \left( \frac{N}{2} \right) \right) - \left( - \left( \frac{N}{2} \right) - \left( \frac{N}{2} \right)^2 + 1 + 2 \left( \frac{N}{2} \right) \right)^2 + 1, & \text{for phase 2} \\ \left( N + N + N \right) - \left( \frac{N}{2} \right) + \left( \frac{N}{2} \right) + 1 + 1, & \text{for phase 3} \\ \left( N - 1 + N + 2 \left( \frac{N}{2} \right) \right) - \left( \left( \frac{N}{2} \right) - \left( \frac{N}{2} \right)^2 + 1 + 2 \left( \frac{N}{2} \right) \right)^2 + 1, & \text{for phase 4} \end{cases} \]

\[ = \begin{cases} 2N & \text{if } N \text{ is even} \\ 2N - 1 & \text{if } N \text{ is odd.} \end{cases} \]
performs addition operation, and output matrix \( C^+ \) is the shortest path matrix.

Since dependencies are not localized in Algorithm 4.1, we can add propagation variables \( a \) and \( b \) to remove broadcast dependencies, then we have Algorithm 4.2. The corresponding DG is shown in Fig. 10 for the \( N = 5 \) case with each constant \( k \)-plane drawn separately. The 3-D DG can be drawn by adding lines from \( c(i, j, k) \) to \( c(i, j, k + 1) \) in the \( k \)-direction. The bold lines in the DG of transitive closure problem is to represent the broadcast lines. We can aggregate these lines in the \( k \)-direction to construct broadcast planes. The vertical broadcast line and the horizontal broadcast line are for variables \( a \) and \( b \), respectively. Comparing Algorithm 4.2 with Algorithm 4.1, we know that \( c^+ \) in Algorithm 4.1 corresponds to \( c(i, j, k) \) in Algorithm 4.2 and it is computed at node \((i, j, k)\) in Fig. 10.

[Algorithm 4.2]

For \( i, j, k = 1 \) to \( N \)

\[
c(i, j, k + 1) = c(i, j, k) + a(i, j, k) \cdot b(i, j, k)
\]

\[
a(i, j, k) = \begin{cases} c(i, k, k) & \text{if } j = k \\ a(i, j - 1, k) & \text{if } j > k \\ a(i, j + 1, k) & \text{if } j < k \end{cases}
\]

\[
b(i, j, k) = \begin{cases} c(k, j, k) & \text{if } i = k \\ b(i - 1, j, k) & \text{if } i > k \\ b(i + 1, j, k) & \text{if } i < k \end{cases}
\]

initial values \( c(i, j, 1) = c_{i,j} \)

final results \( c^+_{i,j} = c(i, j, N + 1) \).

Although the variable \( c \) propagating in the \( k \)-direction is regular in Algorithm 4.2, the propagation vectors of variables \( a \) and \( b \) are irregular in each \( k \)-plane. This irregularity can be eliminated by reindexing \((i \text{ and } j)\) in every \( k \)-plane as S. Y. Kung et al. did in [18].

Now we will show how to get a spherical array with execution time of \( 4N - 2 \) (if \( N \) is even, \( 4N - 3 \) if \( N \) is odd) by moving respectively the broadcast planes of variables \( a \) and \( b \) to the center of the DG in the \( j \)- and \( i \)-directions. The DG is shown in Fig. 11. And we have the following algorithm.

[Algorithm 4.3]

[Phase 1]: \( i \leq \left\lfloor \frac{N}{2} \right\rfloor, j \leq \left\lfloor \frac{N}{2} \right\rfloor \)

For \( k = 1 \) to \( N \)

For \( i = 1 \) to \( \left\lfloor \frac{N}{2} \right\rfloor \)

For \( j = 1 \) to \( \left\lfloor \frac{N}{2} \right\rfloor \)

\[
c(i - 1, j - 1, k + 1) = c(i, j, k) + a(i, j, k) \cdot b(i, j, k)
\]

\[
a(i, j, k - 1) = a(i, j, k)
\]

\[
b(i - 1, j, k) = b(i, j, k)
\]

[Phase 2]: \( i \leq \left\lfloor \frac{N}{2} \right\rfloor, j \geq \left\lceil \frac{N}{2} \right\rceil \)

For \( k = 1 \) to \( N \)

For \( j = \left\lceil \frac{N}{2} \right\rceil \) to \( N \)

\[
c(i - 1, j - 1, k + 1) = c(i, j, k) + a(i, j, k) \cdot b(i, j, k)
\]

\[
a(i, j + 1, k) = a(i, j, k)
\]

\[
b(i - 1, j, k) = b(i, j, k)
\]

[Phase 3]: \( i \geq \left\lceil \frac{N}{2} \right\rceil, j \geq \left\lceil \frac{N}{2} \right\rceil \)

For \( k = 1 \) to \( N \)

For \( i = \left\lceil \frac{N}{2} \right\rceil \) to \( N \)

For \( j = \left\lceil \frac{N}{2} \right\rceil \) to \( N \)

\[
c(i - 1, j - 1, k + 1) = c(i, j, k) + a(i, j, k) \cdot b(i, j, k)
\]
\[ a(i, j + 1, k) = a(i, j, k) \]
\[ b(i + 1, j, k) = b(i, j, k) \]

[Phase 4]: \[ i \geq \left\lfloor \frac{N}{2} \right\rfloor, j \leq \left\lfloor \frac{N}{2} \right\rfloor \]

For \( k = 1 \) to \( N \)

For \( i = \left\lfloor \frac{N}{2} \right\rfloor \) to \( N \)

For \( j = 1 \) to \( \left\lfloor \frac{N}{2} \right\rfloor \)

\[ c(i - 1, j - 1, k + 1) = c(i, j, k) + a(i, j, k) * b(i, j, k) \]

\[ a(i, j - 1, k) = a(i, j, k) \]

\[ b(i + 1, j, k) = b(i, j, k) \]

In broadcast plane

\[ a \left( i, \left\lfloor \frac{N}{2} \right\rfloor, k \right) = c \left( i, \left\lfloor \frac{N}{2} \right\rfloor, k \right) \]

\[ b \left( \left\lfloor \frac{N}{2} \right\rfloor, j, k \right) = c \left( \left\lfloor \frac{N}{2} \right\rfloor, j, k \right) \]

Intraphase dependencies between

1) phase 2 and phase 1

\[ c(i - 1, N, k + 1) = c(i, k) + a(i, k) * b(i,k) \]

2) phase 3 and phase 4

\[ c \left( \left\lfloor \frac{N}{2} \right\rfloor, N, k + 1 \right) = c \left( \left\lfloor \frac{N}{2} \right\rfloor + 1, 1, k \right) \]

3) phase 2 and phase 4

\[ c(i - 1, N, k + 1) = c(i, k) + a(i, k) * b(i,k) \]

4) phase 4 and phase 1

\[ c(N, j - 1, k + 1) = c(1, j, k) + a(1, j, k) * b(1, j, k) \]

5) phase 3 and phase 2

\[ c(N, j - 1, k + 1) = c(1, j, k) + a(1, j, k) * b(1, j, k) \]

6) phase 4 and phase 2

\[ c \left( \left\lfloor \frac{N}{2} \right\rfloor, \left\lfloor \frac{N}{2} \right\rfloor + 1, k + 1 \right) = c \left( \left\lfloor \frac{N}{2} \right\rfloor + 1, k + 1 \right) + a \left( \left\lfloor \frac{N}{2} \right\rfloor + 1, k \right) * b \left( \left\lfloor \frac{N}{2} \right\rfloor + 1, k \right) \]

Initial values \( c(i, j, 1) = c_{i', j'} \)

where \( i' = r_{N-1/2}(i) \)

\( j' = r_{N-1/2}(j) \)

Final results \( c_{i', j'}^{N+1} = c(i, j, N + 1) \)

\[ \text{Fig. 11. Dependence graph for Algorithm 4.3.} \]

\[ j = l_{(N-1)/2}(j') \]

The dependence matrices \( D_i, 1 \leq i \leq 4 \), of phase \( i \) in Algorithm 4.3 are

\[ D_1 = \begin{bmatrix} -1 & 0 & -1 \\ 0 & -1 & -1 \end{bmatrix}, \quad D_2 = \begin{bmatrix} -1 & 0 & -1 \\ 0 & 0 & 1 \end{bmatrix} \]

\[ D_3 = \begin{bmatrix} 1 & 0 & -1 \\ 0 & 1 & -1 \end{bmatrix}, \quad D_4 = \begin{bmatrix} 1 & 0 & -1 \\ 0 & 0 & 1 \end{bmatrix} \]

By selecting transformation matrices \( T_i, 1 \leq i \leq 4 \), for \( D_i \) as follows

\[ T_1 = \begin{bmatrix} -1 & -1 & 3 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}, \quad T_2 = \begin{bmatrix} -1 & 1 & 3 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \]

\[ T_3 = \begin{bmatrix} 1 & 1 & 3 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix}, \quad T_4 = \begin{bmatrix} 1 & -1 & 3 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \]

we have

\[ D_1' = T_1 * D_1 = \begin{bmatrix} 1 & 1 & 5 \\ -1 & 0 & -1 \end{bmatrix}, \quad D_2' = T_2 * D_2 = \begin{bmatrix} 1 & 1 & 3 \\ -1 & 0 & -1 \end{bmatrix} \]

\[ D_2' = T_2 * D_2 = \begin{bmatrix} 1 & 1 & 3 \\ -1 & 0 & -1 \end{bmatrix} \]
We use four-phase uniform affine schedule to let these four phases begin execution at the same time. The schedule for these four phases is

\[
\Pi_1(I_1) = A_1^T I_1 + \nu_1 = [-1 \quad -1 \quad 3] I_1 + \nu_1 \\
\Pi_2(I_2) = A_2^T I_2 + \nu_2 = [-1 \quad 1 \quad 3] I_2 + \nu_2 \\
\Pi_3(I_3) = A_3^T I_3 + \nu_3 = [1 \quad 1 \quad 3] I_3 + \nu_3 \\
\Pi_4(I_4) = A_4^T I_4 + \nu_4 = [1 \quad -1 \quad 3] I_4 + \nu_4
\]

Since nodes \([N/2], [N/2], k\) belong to all four phases, we have

\[
\begin{align*}
[-1 \quad -1 \quad 3] \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_1 &= [-1 \quad 1 \quad 3] \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_2 \\
\Rightarrow \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_3 &= [1 \quad -1 \quad 3] \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_4
\end{align*}
\]

\[
\Rightarrow -2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_1 = \nu_2 = 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} + \nu_3 = \nu_4.
\]

Let \(\nu_3 = 0\), we have

\[
\begin{align*}
\nu_2 &= \nu_4 = 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} = \begin{cases} N & \text{if } N \text{ is even} \\
N+1 & \text{if } N \text{ is odd} \end{cases} \\
\nu_1 &= 4 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ k \\ \end{bmatrix} = \begin{cases} 2N & \text{if } N \text{ is even} \\
2N+2 & \text{if } N \text{ is odd} \end{cases} 
\end{align*}
\]

Hence

\[
\begin{align*}
\Pi_1(I_1) &= [-1 \quad -1 \quad 3] I_1 + 4 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
\Pi_2(I_2) &= [-1 \quad 1 \quad 3] I_2 + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
\Pi_3(I_3) &= [1 \quad 1 \quad 3] I_3 \\
\Pi_4(I_4) &= [1 \quad -1 \quad 3] I_4 + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} 
\end{align*}
\]

With this four-phase uniform affine schedule, it is easy to determine the interconnection delays for mapping intraphase dependencies.

1) \(c(i-1, N, k+1) = c(i, 1, k) + a(i, 1, k) \cdot b(i, 1, k) \)

\[
\begin{align*}
&= -i + 1 + N + 3k + 3 + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= -i - 1 + 3k + 4 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + \hat{d}_1 \\
&\Rightarrow \hat{d}_1 = N + 5 - 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= \begin{cases} 5 & \text{if } N \text{ is even} \\
4 & \text{if } N \text{ is odd}. \end{cases}
\end{align*}
\]

2) \(c(i-1, N, k+1) = c(i, 1, k) + a(i, 1, k) \cdot b(i, 1, k) \)

\[
\begin{align*}
i - 1 + N + 3k + 3 &= i - 1 + 3k + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + \hat{d}_2 \\
&\Rightarrow \hat{d}_2 = N + 3 - 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= \begin{cases} 3 & \text{if } N \text{ is even} \\
2 & \text{if } N \text{ is odd}. \end{cases}
\end{align*}
\]

3) \(c([N/2], N, k+1) = c([N/2] + 1, 1, k) + a([N/2] + 1, 1, k) \cdot b([N/2] + 1, 1, k) \)

\[
\begin{align*}
&= \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + 1 - 1 + 3k + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + \hat{d}_3 \\
&\Rightarrow \hat{d}_3 = N + 3 - 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= \begin{cases} 3 & \text{if } N \text{ is even} \\
2 & \text{if } N \text{ is odd}. \end{cases}
\end{align*}
\]

4) \(c(N, k-1, 1, k+1) = c(1, j, k) + a(1, j, k) \cdot b(1, j, k) \)

\[
\begin{align*}
&= N - j + 1 + 3k + 3 + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= -1 - j + 3k + 4 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + \hat{d}_4 \\
&\Rightarrow \hat{d}_4 = N + 5 - 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= \begin{cases} 5 & \text{if } N \text{ is even} \\
4 & \text{if } N \text{ is odd}. \end{cases}
\end{align*}
\]

5) \(c(N, k-1, 1, k+1) = c(1, j, k) + a(1, j, k) \cdot b(1, j, k) \)

\[
\begin{align*}
&= N + j - 1 + 3k - 3 = -1 + j + 3k + 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} + \hat{d}_5 \\
&\Rightarrow \hat{d}_5 = N + 3 - 2 \begin{bmatrix} N/2 \\ \frac{N}{2} \\ \end{bmatrix} \\
&= \begin{cases} 3 & \text{if } N \text{ is even} \\
2 & \text{if } N \text{ is odd}. \end{cases}
\end{align*}
\]
6) \( c(N, \lceil N/2 \rceil, k+1) = c(1, \lceil N/2 \rceil + 1, k) + a(1, \lceil N/2 \rceil + 1, k) \cdot b(1, \lceil N/2 \rceil + 1, k) \)

\[
N = \left\lceil \frac{N}{2} \right\rceil + 3k + 3 + 2 \left\lceil \frac{N}{2} \right\rceil
\]

\[
= -1 + \left\lceil \frac{N}{2} \right\rceil + 1 + 3k + 2 \left\lceil \frac{N}{2} \right\rceil + \tilde{d}_6'
\]

\[
\Rightarrow \tilde{d}_6 = N + 3 - 2 \left\lceil \frac{N}{2} \right\rceil
\]

\[
t_e = \begin{cases} 
3 & \text{if } N \text{ is even} \\
2 & \text{if } N \text{ is odd}
\end{cases}
\]

The interconnections of array processor for intraphase dependencies can be gotten from the first equation shown at the bottom of the page. These interconnections represent spiral arcs as shown in Fig. 12. We call it Design 1.

The reason why we pick out \( S^T = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \end{bmatrix} \) rather than \( \begin{bmatrix} 0 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \) is if the latter is selected, we will face the problem of executing two multiply-add operations in a PE simultaneously. Since \( S^T = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \end{bmatrix} \), we assume adjacency matrix, \( c_{i',j'} \), in each PE initially.

The execution time of Design 1 is

\[
t_e = \begin{cases} 
4N - 2 & \text{if } N \text{ is even} \\
4N - 3 & \text{if } N \text{ is odd}
\end{cases}
\]

Since (see the second equation at the bottom of the page).

V. CONCLUSIONS

In this paper, we have presented several new 2-D arrays for the problems of matrix multiplication and transitive closure. Besides these new designs, we have also proposed two types of the \( m \)-phase schedule to help us on mapping multiphase algorithms onto array processors. They are the \( m \)-phase linear schedule and the \( m \)-phase uniform affine schedule.

Furthermore, it is easily to extend the definitions of these two types of \( m \)-phase schedule to the \( m \)-phase affine schedule and may apply it to map nonsystolic RIA's onto array processors. These new \( m \)-phase schedules can actually map an algorithm that fails by other schedules and design 2-D arrays that can not be obtained by other methodologies we know.

The idea of moving broadcast planes and decomposing algorithms by the broadcast planes can help us on designing a DG with a shorter length of the longest path. Its penalty is that the control complexity will be increased somewhat. We can apply the method proposed in this paper to many other problems to design some even faster VLSI array processors to cater for the requirements of real-time applications.

\[
S^T \tilde{D} = \begin{bmatrix} 
1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 
\end{bmatrix} \begin{bmatrix} 
\end{bmatrix}
\]

\[
t_e = \begin{cases} 
\left\lceil \frac{N}{2} \right\rceil + 3N + 4 & \text{for phase 1} \\
\left\lceil \frac{N}{2} \right\rceil + 3 & \text{for phase 2} \\
\left\lceil \frac{N}{2} \right\rceil + 3 & \text{for phase 3} \\
\left\lceil \frac{N}{2} \right\rceil + 3 & \text{for phase 4}
\end{cases}
\]

\[
t_e = \begin{cases} 
4N - 2 & \text{if } N \text{ is even} \\
4N - 3 & \text{if } N \text{ is odd}
\end{cases}
\]
REFERENCES


Jong-Chuang Tsay was born in Taipei, R.O.C., in 1943. He received the M.S. and Ph.D. degrees in computer science from National Chiao-Tung University in 1968 and 1975, respectively. Since 1968, he has been with the Faculty of the Department of Computer Engineering, Chiao-Tung University. Currently, he is a Professor of the Department of Computer Science and Information Engineering. His current research interests include systolic algorithm design, parallel computations, and computer-aided typesetting.

Pen-Yuang Chang was born in Kaohsiung, R.O.C., in 1962. He received the M.S. degree from the Department of Computer Engineering, Chiao-Tung University in 1986. Since 1987, he has been an Associate Researcher in Telecommunication Laboratories, Ministry of Communications. Currently, he is a Ph.D. candidate with the Institute of Computer Science and Information Engineering, National Chiao-Tung University. His research interests are in design of systolic algorithm and computer network.