For real values of the Nakagami fading parameter \( m \), the integral in eqn. 9 can be easily computed numerically. However, for integer values of \( m \), a closed form result may be obtained. In this case, it can be shown that the hypergeometric function in eqn. 5 can be written as (see Appendix of [9])

\[
_2F_1\left(1, m + 1; \frac{1}{2}; x\right) = \frac{1}{\sqrt{1-x}} - \frac{1}{\sqrt{1-x}} - \sum_{k=0}^{m-1} \binom{2k}{k} \left(\frac{x}{4}\right)^k
\]

Further, using integration by parts in eqn. 6, and the fact that [8]

\[
\cos^m(x) = \frac{1}{2^m} \left\{ \binom{2m}{m} \sum_{k=0}^{m-1} \binom{2k}{k} \cos(2(n-k)x) \right\}
\]

we have

\[
P_e(M) = \frac{M-1}{M} - \beta_0 \left\{ \left(\frac{1}{2} + \tan^{-1} \frac{\alpha_u}{\pi}\right) \right\}
\]

\[
\times \sum_{k=0}^{m-1} \left(\frac{m/4}{\alpha_\gamma \sin^2(\pi/M) + m}\right)^k
\]

\[
\times \left\{ \frac{2k}{k} + 1 \right\} \sum_{l=0}^{k-1} \frac{2k}{l} \sin(2(k-l)\tan^{-1} \frac{\alpha_u}{\pi}) \right\}
\]

where \( \alpha_u = \sqrt{\gamma_u \sin^2(\pi/M) + m} \cos(\pi/M) \) and \( \beta_0 = \sqrt{\gamma_u \sin^2(\pi/M) + m} \sin(\pi/M) \).

The results presented are sufficiently general to offer a convenient method to evaluate the performance of digital land mobile coherent MPSK systems.

References


**Differential matched filter architecture for spread spectrum communication systems**

W.-C. Lin, K.-C. Liu and C.-K. Wang

Indexing terms: Spread spectrum communication, Matched filters

The authors present a new digital matched filter architecture: digital differential matched filter (DDMF), that employs novel schemes to reduce the number of multiplications and accumulations (M and A). Theoretical analysis shows that the DDMF saves half of the M and A hardware in comparison with the conventional filter, and maintains identical processing gain. This makes the proposed DDMF more suitable for direct sequence spread spectrum (DSSS) communication systems and low power VLSI implementations.
**Introduction:** The direct sequence spread spectrum communication system has many attractive properties compared with other communication techniques. The most well known properties are its anti-jamming capability, multipath rejection, low probability of intercept, etc. [1]. In those systems the despreading of random code is an important issue [1]. Among many despreading algorithms, the use of a matched filter is supposed to be a fast way to acquire the random code [2]. However, the major disadvantage of conventional digital matched filters is that as the number of stages increases the amount of multiplication and accumulation (M and A) will be greatly increased. This constrains the chip rate and the hardware implementations. The number of stages of commercial digital matched filters is mostly in the range 8–64, and the chip rate is limited to <30 M chip/s [3].

We propose a digital differential matched filter (DDMF), which employs novel schemes to reduce the amount of M and A. For those matched filters with long stages, this new architecture saves half the number of M and A in comparison with the conventional digital matched filters. This makes digital matched filters more suitable for low power personal communication system (PCS) implementation.

**Architecture:** A block diagram of the conventional digital matched filter (CDMF) with N stages is shown in Fig. 1 [1], where a block with Tc is a tap with one chip time delay. The output of the matched filter at time n-1 and n can thus be expressed as follows:

\[
F_{c,n-1} = a_0x_0 + a_1x_1 + \ldots + a_{N-1}x_{N-1} + a_N x_N
\]

\[
F_{c,n} = a_0x_0 + a_1x_1 + \ldots + a_{N-1}x_{N-1} + a_N x_N
\]

where \(N\) is the length of the PN sequence, \(a_0 = 1\) are the PN sequence coefficients, and \(x_0 = \ldots = N\) is the received digital signal. By subtracting two consecutive outputs of this matched filter, a new sequence \(f_{d,n} = f_{c,n} - f_{c,n-1}\) can be generated, where

\[
f_{d,n} = b_{N+1}x_0 + b_Nx_1 + b_{N-1}x_2 + \ldots + b_2x_N
\]

\[
f_{d,n} = a_Nx_0 + (a_{N-1} - a_N)x_1 + \ldots + (a_2 - a_1)x_{N-1} + a_1x_N
\]

Apparently, by accumulating the \(f_{d,n}\) for \(i = 1, 2, \ldots, n\), \(f_{d,n}\) can be obtained. Therefore, a DDMF structure, as shown in Fig. 2, can be constructed. Since \(a_0, a_1, a_2, \ldots, a_N\) in DDMF are either 1 or -1, the \(b_i, b_{N+i-1}\) for a coefficient of zero, there is no need for multiplication. Thus the number of multiplication is reduced. Table 1 is a comparison of CDMF and DDMF. In this comparison, a well known maximum length random code (m-sequence) [1] is used.

**Table 1:** Comparison of M&A number between conventional and proposed matched filter

<table>
<thead>
<tr>
<th>Number of M&amp;A</th>
<th>CDMF</th>
<th>DDMF</th>
<th>Ratio of M&amp;A number between CDMF and DDMF</th>
</tr>
</thead>
<tbody>
<tr>
<td>2^i(+1)</td>
<td>2^i (+1)</td>
<td>2^i (+1)/2^i (-1) (\approx 0.5)</td>
<td></td>
</tr>
</tbody>
</table>

It is obvious from the comparison that the number of M and A is reduced by one half. For a system with \(M\) sample/chip, the DDMF furthermore reduces the number of M and A to \(1/2M\) times. Thus the power and the hardware are reduced accordingly in a real implementation, while the original property of CDMF, such as processing gain, is still retained.

**Fig. 2 Proposed differential matched filter structure with half the coefficients equal to zero**

**Conclusion:** A digital differential matched filter for DSSS is proposed. This filter reduces the number of M and A by half for one sample/chip system, and to \(1/2M\) for \(M\) sample/chip system, while maintaining all the properties of the conventional matched filter. These advantages will be more apparent for matched filters with long stages, thus leading to a more suitable implementation of low power VLSI in long operation time handset application.

© IEE 1996
Electronics Letters Online No: 19961072
W.-C. Lin (Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan, Republic of China)
K.-C. Liu and C.-K. Wang (Department of Communication Engineering, Central Taiwan University, Chung-Li, Taiwan, Republic of China)

**References**


**Improving the performance of cell-loss recovery in ATM networks**

Hyo Taek Lim, DasHun Nyang and JooSeok Song

**Indexing terms:** Forward error correction, Asynchronous transfer mode

A new method for improving the performance of cell-loss recovery using FEC (forward error correction) in ATM networks is proposed. This method provides more correcting coverage than existing methods.

**Introduction:** The major source of errors in high-speed networks such as B-ISDN is buffer overflow during congested conditions which results in cell loss. Conventional cell loss recovery methods using FEC in ATM networks recover up to 16 consecutive cell losses because lost cells are retransmitted from a 4 bit sequence number (SN). A cell loss recovery method which can recover up to 18 consecutive cell losses in ATM networks is presented in [1]. This means that the method cannot extend the row length of the coding matrix to more than 18. We review the method briefly and then employ a new algorithm for recovering more cell losses. The performance estimation is based on the two-state Markov model...