行政院國家科學委員會專題研究計畫 成果報告

高性能晶片電感器與變壓器之設計、特性分析與應用(II)
研究成果報告(精簡版)

計畫類別：個別型
計畫編號：NSC 97-2221-E-009-042-
執行期間：97年08月01日至98年07月31日
執行單位：國立交通大學電信工程學系（所）

計畫主持人：吳霖堃

處理方式：本計畫可公開查詢

中華民國99年01月06日
Geometry-Scalable Parasitic Deembedding Methodology for On-Wafer Microwave Characterization of MOSFETs

Ming-Hsiang Cho, Member, IEEE, David Chen, Senior Member, IEEE, Ryan Lee, An-Sam Peng, Lin-Kun Wu, Member, IEEE, and Chune-Sin Yeh

Abstract—This paper presents a geometry-scalable parasitic deembedding technique for on-wafer S-parameter measurements of silicon MOSFETs. The proposed methodology is based on the transmission-line theory and the cascade and parallel combinations of two-port networks. We use only one “reflect” and one “thru” dummy structure on a wafer to remove the feeding networks with arbitrary geometry surrounding the MOS transistors. The shielding technique is employed to improve the substrate isolation and fixture scalability. To mitigate the parasitic effects of the dangling leg between the MOSFET and the ground plane, microstrip-like interconnects are introduced to mount the devices. Full-wave electromagnetic simulations were also accomplished to substantiate the interconnect scalability and network combinations. The MOS transistors and deembedding dummy patterns were implemented in a 0.13-μm standard CMOS technology and characterized up to 30 GHz. Compared with the conventional deembedding methods, the proposed approach consumes less than 33% of chip area and characterization time for modeling test keys, while still maintaining high accuracy.

Index Terms—Deembedding, microwave measurements, modeling, MOSFETs, parasitics.

I. INTRODUCTION

The design of silicon-based radio-frequency integrated circuits (RFICs) and monolithic microwave integrated circuits requires reliable process technology and foundry design kits. Device modeling and parasitic extraction are significant issues for circuit design to minimize the failures and frequency shifts. Since reliable RF models call for accurate wafer-level microwave characterization of active and passive components, testing methodologies and modeling test keys should be carefully developed to evaluate the intrinsic device characteristics.

One such measuring technique is parasitic deembedding, which provides the consistent removal of the unwanted parasitic elements of the on-wafer test fixture.

To extract the intrinsic device parameters from microwave measurements, much research effort has been focused on this particular subject. van Wijnen et al. [1] first reported the open deembedding method to remove the admittances of the probe pads using an open dummy structure. Koolen et al. [2] showed that the open-short deembedding procedure using one open and one short dummy pattern could be used to further subtract the impedances of the probe pads and interconnects. Although many other deembedding techniques for parasitic subtraction have been developed, the open-short deembedding is still the current industry standard due to its simplicity and accuracy [3]–[6]. The aforementioned deembedding methods utilize lumped equivalent circuits to model the feeding networks of the test fixtures in series–shunt configurations. However, as the device is operated at microwave frequencies and/or the interconnect length is considerable, the lumped-circuit assumption would become invalid because of the distributed nature of the test structures. In an attempt to solve this issue, Chen and Deen suggested that the deembedding method based on cascade configuration could be used to eliminate the parasitic effects without any lumped-circuit representation [7]. Moreover, a flexible cascade-based deembedding was also developed to reduce the consumption of chip area [8].

Although much work has been done to date, most research has focused on the accuracy of the parasitic estimation and correction [9]. The purpose of this investigation was to propose a systematic parasitic deembedding procedure to minimize the chip area and characterization time in a mass-production line. With the utilization of the shielding technique, the suggested reflect and thru dummy structures can be used to calculate the parasitics of probe pads and the transmission-line parameters of interconnects, respectively [10]. Based on the transmission-line theory and microwave network analysis, the proposed method can generate the parasitics of feeding networks with arbitrary geometry to efficiently and accurately deembed the parasitic effects of the fixture MOS transistors with various gate dimensions and multiplier factors. To validate this geometry-scalable deembedding theory, MOS transistors and deembedding structures were fabricated using a UMC 0.13-μm CMOS process, and full-wave electromagnetic (EM) simulations were carried out.

Digital Object Identifier 10.1109/TED.2008.2011685

Manuscript received July 8, 2008; revised October 28, 2008. Current version published January 28, 2009. The review of this paper was arranged by Editor M. J. Kumar.

M.-H. Cho, D. Chen, R. Lee, and C.-S. Yeh are with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu 300, Taiwan (e-mail: mh.cho@msa.hinet.net).
A.-S. Peng is with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu 300, Taiwan, and also with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan.
L.-K. Wu is with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2008.2011685

0018-9383/$25.00 © 2009 IEEE
II. GEOMETRY-SCALABLE DEEMBEDDING THEORY

A. On-Wafer Test Fixtures

Fig. 1 shows the on-wafer test fixtures, which contain a device-under-test (DUT) and its corresponding dummy structures, for the proposed deembedding theory. The design of RF test keys for global device modeling must cover the complete physical device dimensions, such as channel length, channel width, finger number, multiplier factor, etc. Therefore, both physical device dimensions, such as channel length, channel test keys for global device modeling must cover the complete features, for the proposed deembedding theory. The design of RF device-under-test (DUT) and its corresponding dummy structures for proposed geometry-scalable deembedding method.

![Fig. 1](image1.png)

**Fig. 1.** Illustration of the on-wafer MOSFET test structure and corresponding dummy structures for proposed geometry-scalable deembedding method.

B. Combination of Microwave Networks

As mentioned in the previous section, both the cascade and parallel combinations of two-port networks would be utilized to establish the deembedding procedure. In this case, it is convenient to characterize the fixtured transistors using the $ABCD$-parameter representation. For the cascade connection of two two-port networks, the overall $ABCD$ matrix $[A_C]$ is equal to the product of the individual $ABCD$ matrices [14], namely

$$[A_C] = \begin{bmatrix} A_1 & B_1 \\ C_1 & D_1 \end{bmatrix} \begin{bmatrix} A_2 & B_2 \\ C_2 & D_2 \end{bmatrix}. \quad (1)$$

Consequently, the embedding and deembedding of two-port networks can be accomplished by multiplying a given matrix by a matrix and by an inverse of matrix, respectively [8].

Similarly, we can have the overall $ABCD$ matrix $[A_P]$ of the two-port networks connected in parallel as follows:

$$[A_P] = \begin{bmatrix} A_1 + A_2 & B_1 + B_2 \\ C_1 + C_2 \end{bmatrix} \begin{bmatrix} A_1 - A_2 & (D_1 - D_2) \\ B_1 + B_2 \end{bmatrix} + \frac{B_1}{B_1 + B_2} \begin{bmatrix} B_1 & B_2 \\ D_1 & D_2 \end{bmatrix}. \quad (2)$$

![Fig. 2](image2.png)

**Fig. 2.** Suggested parasitic models for the proposed on-wafer test structures. (a) DUT, (b) Reflect dummy structure, (c) Thru dummy structure.
Consider the case of multiconductor interconnects shown in Figs. 1 and 2. The input/output feeding networks are equally divided into $M$ microstrip-like transmission lines with appropriate line separation, and as a result, the overall $ABCD$ matrix of the $M$ identical two-port networks oriented in parallel can be derived based on (2) as

$$
\begin{bmatrix}
A_p & B_p \\
C_p & D_p
\end{bmatrix} = \begin{bmatrix}
A & B \\
MC & D
\end{bmatrix}
$$

(3)

where $A$, $B$, $C$, and $D$ are the $ABCD$ parameters of each single-conductor microstrip.

According to the network analysis mentioned earlier, the parasitics of the MOSFET test structures modeled in the cascade and parallel configurations can be evaluated and then deembedded.

C. Deembedding Procedure

As shown in Fig. 2, the $ABCD$ matrices of the probe-pad parasitics for ports 1 and 2 are, respectively

$$
[A_{PAD1}] = \begin{bmatrix}
1 & 0 \\
Y_{PAD1} & 1
\end{bmatrix}
\begin{bmatrix}
1 & Z_{PAD} \\
0 & 1
\end{bmatrix}
\begin{bmatrix}
1 & Y_{PAD}Z_{PAD} \\
0 & 1
\end{bmatrix}
$$

(4)

$$
[A_{PAD2}] = \begin{bmatrix}
1 & Z_{PAD} \\
0 & 1
\end{bmatrix}
\begin{bmatrix}
1 & 0 \\
Y_{PAD}Z_{PAD} & 1
\end{bmatrix}
\begin{bmatrix}
1 + Y_{PAD}Z_{PAD} & Z_{PAD} \\
Y_{PAD} & 1
\end{bmatrix}
$$

(5)

It should be noted that $Y_{PAD} = Y_{REFLECT,11}$ and $Z_{PAD} = 1/(Y_{REFLECT,22} - Y_{REFLECT,11})$, where $Y_{REFLECT}$ is the admittance matrix of the reflect dummy. The thru dummy can be modeled in cascade connection, and its pad parasitics can be subtracted by using $[A_{INT}] = [A_{PAD1}]^{-1}[A_{THRU}][A_{PAD2}]^{-1}$, where the superscript “$-1$” denotes the inverse of the matrix and $[A_{THRU}]$ and $[A_{INT}]$ are the $ABCD$ matrices of the thru dummy and the $N$-conductor interconnect without probe-pad parasitics, respectively. Accordingly, the transmission-line parameters of the $N$-conductor interconnect, such as characteristic impedance $Z_C$ and propagation constant $\gamma$, can be evaluated as in [15]. Here, we have

$$
[A_{INT}] = \begin{bmatrix}
\frac{\cosh \gamma l}{Z_C \sinh \gamma l} \\
\frac{1}{\frac{\cosh \gamma l}{Z_C} \sinh \gamma l} & \frac{Z_C \cosh \gamma l}{\cosh \gamma l}
\end{bmatrix}
$$

(6)

Based on the aforementioned results, the parasitic effects of the input/output interconnects with arbitrary line length ($l_1$ and $l_2$) for an $M$-transistor test fixture can be efficiently calculated from the $ABCD$ matrix of an $N$-conductor thru, and thus

$$
[A_{INT}] = \begin{bmatrix}
\frac{\cosh \gamma l_i}{Z_C} \\
\frac{Z_C}{M} \sinh \gamma l_i
\end{bmatrix}
$$

(7)

The detailed procedure for $S$-parameter deembedding is summarized as follows.

1) Measure the $S$-parameters $[S_{DUT}]$, $[S_{REFLECT}]$, and $[S_{THRU}]$ of the DUT, reflect, and thru, respectively.

2) Convert $[S_{REFLECT}]$ to its admittance matrix $[Y_{REFLECT}]$, and calculate the $ABCD$ matrices $[A_{PAD1}]$ and $[A_{PAD2}]$ of probe pads from (4) and (5).

3) Extract the intrinsic interconnect parameters using $[A_{INT}] = [A_{PAD1}]^{-1}[A_{THRU}][A_{PAD2}]^{-1}$, and calculate the characteristic impedance $Z_C$ and propagation constant $\gamma$ as in [15].

4) Calculate the $ABCD$ matrices $[A_{INT1}]$ and $[A_{INT2}]$ for the input/output interconnects from (7).

5) Calculate the $ABCD$ matrices $[A_{IN}]$ and $[A_{OUT}]$, which are, respectively, the input and output feeding networks, from $[A_{IN}] = [A_{PAD1}] [A_{INT1}]$ and $[A_{OUT}] = [A_{INT2}] [A_{PAD2}]$.

6) Convert $[S_{DUT}]$ to its $ABCD$ matrix $[A_{DUT}]$, and calculate the $ABCD$ matrix $[A_{D}]$ of the intrinsic MOSFETs using $[A_{D}] = [A_{IN}]^{-1} [A_{DUT}] [A_{OUT}]^{-1}$.

7) Convert $[A_{D}]$ to its $S$-parameters $[S_D]$.

III. RESULTS AND DISCUSSION

To verify the proposed deembedding theory, MOS transistors and the corresponding deembedding structures were fabricated using a 0.13-$\mu$m eight-metal-layer CMOS process. The NMOS transistors with the dimensions of gate length ($L_g$) = 0.13 $\mu$m, gate width ($W_g$) = 4 $\mu$m, number of fingers ($N_f$) = 16, and multiplier factor ($M$) = 1, 2, 4, and 8 were connected in a two-port GSG configuration. The multiconductor interconnects with the dimensions of line length ($l_1$ and $l_2$) = 41 $\mu$m, line width ($W$) = 6 $\mu$m, and line separation ($S$) = 7.5 $\mu$m were designed with the EM simulations and placed between the probe pads and transistors. The solid ground shield under the feeding networks was fabricated using the $M_1$ copper layer (the lowest metal layer) with thickness of 0.32 $\mu$m and electrically connected to the ground pads. The dc and RF measurements of the on-wafer test structures were performed on an Agilent 4142B Modular DC Source/Monitor and an Agilent 8510 C Vector Network Analyzer, respectively. Before starting the $S$-parameter measurements, the measurement system was calibrated using the line-reflect-reflect-match calibration procedure with a ceramic impedance standard substrate.

A. EM Simulations

In this section, the full-wave EM simulations based on the method of moment were performed to design the feeding networks. As shown in Fig. 3, two two-port microstrip geometries were simulated: shunt microstrips on a silicon substrate and on a ground shield. In practice, the interconnect scalability would be degraded by improper parasitic deembedding [8], and therefore, here, the interconnect length of the thru dummy was set to about 300 $\mu$m to mitigate the parasitic effects as well as save the chip area. Fig. 3(a) and (b) shows the simulated characteristic impedances as a function of frequency for unshielded and substrate-shielded shunt microstrips, respectively. The line length and line width were held constant at 300 and 6 $\mu$m, respectively, and the line separation ($S$) was altered from 5 to 100 $\mu$m. As the line separation increases, the impedance of the unshielded shunt microstrips becomes lower because of...
the increasing of the effective line width, while the substrate-shielded ones show approximately identical impedance. We found that the parasitic effects, which come from the EM coupling between each microstrip and substrate networks, can be reduced by using the ground shielding. These results indicate that the shunt microstrips can be divided into isolated two-port networks by the use of the ground shielding and careful design of the microstrip geometry. Here, a line separation of 7.5 μm was adopted according to the transistor size and arrangement.

Based on the aforementioned findings, we can efficiently reproduce and deembed the parasitics of the shielded feeding networks with arbitrary line length and number of lines.

B. Microwave Measurements

Fig. 4 shows the layout of the fabricated modeling test keys and dummy structures for the industry-standard open-short deembedding [2] and the proposed method. In this paper, a two-conductor thru is selected to mitigate the step-discontinuity effects of the pad-to-interconnect junction and to generate the interconnect parasitics. Fig. 5 compares the characteristic impedances calculated based on (7) to that measured from the thru dummies with various numbers of lines \((N = 1, 2, 4, \text{ and } 8)\). The return loss and insertion loss of the thru dummies obtained from measurements and calculations are also shown in Fig. 6 for comparison. It can be seen that the calculations match well with the measurements, and it can be proved that only one thru dummy would be required. Fig. 7 shows the two-port \(S\)-parameters of the MOSFET test fixtures with various multiplier factors \((M = 1, 2, 4, \text{ and } 8)\) biased at \(V_{GS} = 1.2 \text{ V}\) and \(V_{DS} = 1.2 \text{ V}\). These results are deembedded using the open-short method and the proposed one. As we can see, the results obtained from the two different methods are in excellent agreement over the entire frequency range. Fig. 8(a)–(f) shows some figures of merit such as voltage gain \(G_u\), current...
Fig. 7. Deembedded S-parameters of the fixtured MOSFETs with different multiplier factors ($M = 1, 2, 4, 8$) biased at $V_{GS} = V_{DS} = 1.2$ V. (a) $S_{11}$. (b) $S_{12}$. (c) $S_{21}$. (d) $S_{22}$.

Typically, the conventional deembedding methods employ more than two dummy structures [2]–[7] for each DUT, and thus, the chip area for modeling test keys is considerable. The geometry-scalable method can reduce the chip area and characterization time to less than one-third (33%) of the conventional ones since only two dummy structures are needed for all DUTs on a wafer. In addition, the proposed method can be applied to characterize various devices, such as varactor, resistor, BJT, gain $H_{21}$, maximum stable gain $MSG$, transconductance $g_m$, gate–drain capacitance $C_{gd}$, gate–source capacitance $C_{gs}$, and output resistance $R_{ds}$. These results also show negligible differences in transistor characteristics and extracted model parameters [16] between these two methods. As shown in Figs. 5 and 8, one potential risk is that the interconnection of a different number of lines influences the extracted characteristics, particularly when the number of lines increases. This is because the parasitics of interconnection between shunt microstrips contribute to the extracted transmission-line parameters, and these effects should also be taken into account to improve the accuracy of the proposed method. As a result, the proposed geometry-scalable deembedding methodology can be used to accurately extract the intrinsic device characteristics.
MIM capacitor, etc., and its noise deembedding procedure can be constructed based on the studies in [17] and [18].

IV. CONCLUSION

In this paper, a systematic parasitic deembedding method for two-port on-wafer MOSFET characterization has been presented and verified. The proposed deembedding method based on the transmission-line theory and microwave network analysis employs only two substrate-shielded dummy structures to replicate and deembed the external parasitic networks of the fixtured MOSFETs over the whole wafer. Both the interconnect scalability and the deembedding accuracy of the proposed method are validated up to 30 GHz. The deembedded results substantiate that the proposed method is accurate, area efficient, and time saving for evaluating the intrinsic characteristics of silicon-based devices.

REFERENCES

CHO et al.: DEEMBEDDING METHODOLOGY FOR ON-WAFER MICROWAVE CHARACTERIZATION OF MOSFETS


Ming-Hsiang Cho (S’06–M’08) was born in Kaoshiung, Taiwan, in 1976. He received the M.S. and Ph.D. degrees in communication engineering from the National Chiao Tung University, Hsinchu, Taiwan, in 2001 and 2008, respectively. From 2002 to 2006, he was with the National Nano Device Laboratories, Hsinchu, working on wafer-level device characterization and RF testing. Since 2006, he has been a Staff Engineer with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu, working on RF/MOS technology development and characterization. He has authored or coauthored over 40 journals and conference papers. His current research interests include the design of passive and active microwave components, antenna theory and applications, microwave measurement techniques, and device characterization. Dr. Cho is a member of Phi Tau Phi.

David Chen (S’94–SM’96) received the Ph.D. degree in electrical engineering from the University of Southern California, Los Angeles, in 1997. Since 1997, he has been with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu, Taiwan. His current research interests include baseband and radio-frequency (RF) device modeling of nanometer technology, RF and mixed-signal circuit design, and neural network application for communication systems.

An-Sam Peng was born in Hsinchu, Taiwan, in 1976. He received the B.S. degree in electronics engineering from Feng Chia University, Taichung, Taiwan, in 1999, and the M.S. degree in electrical engineering from the National Chung Hsing University, Taichung, Taiwan, in 2001. He is currently a Staff Engineer with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu. He is also with the Department of Communication Engineering, National Chiao Tung University, Hsinchu. His current research interests focus on noise figure characterization and RF device modeling.

Lin-Kun Wu (S’81–M’86) was born in Hsinchu, Taiwan, in 1958. He received the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Kansas, Lawrence, in 1982 and 1985, respectively.

From November 1985 to December 1987, he was a Postdoctoral Research Associate with the Center for Research Inc., University of Kansas, where he was involved with microwave remote sensing and computational electromagnetics. Since 1988, he has been with the Department of Communication Engineering, National Chiao Tung University, Hsinchu, where he is currently a Professor. His current research interests include computational electromagnetics, biological effects and medical applications of electromagnetic energy, and electromagnetic compatibility.

Chune-Sin Yeh was born in Hsinchu, Taiwan. He received the B.S. degree in electrical engineering from the National Cheng Kung University, Tainan, Taiwan, and the Ph.D. degree in electrical engineering from the University of Florida, Gainesville.

Since July 2005, he has been with the ATD Modeling Division, United Microelectronics Corporation, Hsinchu. Previously, he was with the United Microelectronics Corporation, the National Semiconductor, BTA Technology, Celestica, and Cadence, all in the area of technology CAD (TCAD) and TCAD-related tools and consulting service business operation.

Ryan Lee, photograph and biography not available at the time of publication.